{"id":"https://openalex.org/W2158620667","doi":"https://doi.org/10.1109/hpca.2013.6522354","title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","display_name":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2158620667","doi":"https://doi.org/10.1109/hpca.2013.6522354","mag":"2158620667"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2013.6522354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Tiered-Latency_DRAM_A_Low_Latency_and_Low_Cost_DRAM_Architecture/6469469","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004181972","display_name":"Dong\u2010Hyuk Lee","orcid":"https://orcid.org/0000-0003-3969-5981"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Donghyuk Lee","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034475608","display_name":"Yoongu Kim","orcid":"https://orcid.org/0000-0002-7062-3356"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yoongu Kim","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029415636","display_name":"Vivek Seshadri","orcid":"https://orcid.org/0009-0000-4388-4246"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Seshadri","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111528812","display_name":"Jamie Liu","orcid":"https://orcid.org/0009-0001-8663-1473"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jamie Liu","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013984674","display_name":"Lavanya Subramanian","orcid":"https://orcid.org/0000-0001-9809-3361"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lavanya Subramanian","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050695684","display_name":"Onur Mutlu","orcid":"https://orcid.org/0000-0002-0075-2312"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Onur Mutlu","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5004181972"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":25.6376,"has_fulltext":false,"cited_by_count":263,"citation_normalized_percentile":{"value":0.99793282,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"615","last_page":"626"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9109945297241211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6712369918823242},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.649992048740387},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.5853745341300964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5799511075019836},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5016565322875977},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.48053106665611267},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.44057410955429077},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.41994574666023254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.370907187461853},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3581423759460449},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18780729174613953},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13192367553710938},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10654360055923462}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9109945297241211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6712369918823242},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.649992048740387},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.5853745341300964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5799511075019836},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5016565322875977},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.48053106665611267},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.44057410955429077},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.41994574666023254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.370907187461853},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3581423759460449},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18780729174613953},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13192367553710938},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10654360055923462}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/hpca.2013.6522354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},{"id":"pmh:oai:repository.cmu.edu:ece-1379","is_oa":false,"landing_page_url":"http://repository.cmu.edu/ece/365","pdf_url":null,"source":{"id":"https://openalex.org/S4306400668","display_name":"Research Showcase @ Carnegie Mellon University (Carnegie Mellon University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74973139","host_organization_name":"Carnegie Mellon University","host_organization_lineage":["https://openalex.org/I74973139"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Department of Electrical and Computer Engineering","raw_type":"text"},{"id":"pmh:doi:10.1184/r1/6469469","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922384","display_name":"Open MIND","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal contribution"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.649.957","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.649.957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://users.ece.cmu.edu/~yoonguk/papers/lee-hpca13.pdf","raw_type":"text"},{"id":"pmh:oai:figshare.com:article/6469469","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Tiered-Latency_DRAM_A_Low_Latency_and_Low_Cost_DRAM_Architecture/6469469","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"doi:10.1184/r1/6469469.v1","is_oa":true,"landing_page_url":"https://doi.org/10.1184/r1/6469469.v1","pdf_url":null,"source":{"id":"https://openalex.org/S7407050927","display_name":"KiltHub Repository","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/6469469","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Tiered-Latency_DRAM_A_Low_Latency_and_Low_Cost_DRAM_Architecture/6469469","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":62,"referenced_works":["https://openalex.org/W1483152377","https://openalex.org/W1484017752","https://openalex.org/W1486870847","https://openalex.org/W1964316448","https://openalex.org/W1965522623","https://openalex.org/W1970221984","https://openalex.org/W1973961119","https://openalex.org/W1983051972","https://openalex.org/W1983096721","https://openalex.org/W1991271856","https://openalex.org/W1996212848","https://openalex.org/W1999563089","https://openalex.org/W2012551760","https://openalex.org/W2014872264","https://openalex.org/W2029577083","https://openalex.org/W2038509324","https://openalex.org/W2064344201","https://openalex.org/W2071469142","https://openalex.org/W2077471685","https://openalex.org/W2096610159","https://openalex.org/W2097637371","https://openalex.org/W2098040113","https://openalex.org/W2100799944","https://openalex.org/W2103397328","https://openalex.org/W2115172404","https://openalex.org/W2117560661","https://openalex.org/W2124350608","https://openalex.org/W2129513794","https://openalex.org/W2129991978","https://openalex.org/W2132269953","https://openalex.org/W2134633067","https://openalex.org/W2140455011","https://openalex.org/W2143773524","https://openalex.org/W2144154231","https://openalex.org/W2156064678","https://openalex.org/W2156403661","https://openalex.org/W2159908132","https://openalex.org/W2162204853","https://openalex.org/W2162639668","https://openalex.org/W2162838417","https://openalex.org/W2164586147","https://openalex.org/W2166263440","https://openalex.org/W2166874382","https://openalex.org/W2217673633","https://openalex.org/W2296726489","https://openalex.org/W2542498316","https://openalex.org/W3003701986","https://openalex.org/W3145579537","https://openalex.org/W3147974890","https://openalex.org/W4214898277","https://openalex.org/W4229726030","https://openalex.org/W4232168013","https://openalex.org/W4236010665","https://openalex.org/W4236382111","https://openalex.org/W4238816702","https://openalex.org/W4239235067","https://openalex.org/W4239813889","https://openalex.org/W4242747115","https://openalex.org/W4247787189","https://openalex.org/W4285719527","https://openalex.org/W4292169167","https://openalex.org/W6812822478"],"related_works":["https://openalex.org/W1976244802","https://openalex.org/W4293430534","https://openalex.org/W2335743642","https://openalex.org/W2281089126","https://openalex.org/W2418958843","https://openalex.org/W1677565170","https://openalex.org/W4243233609","https://openalex.org/W2268596372","https://openalex.org/W2023569851","https://openalex.org/W2147578077"],"abstract_inverted_index":{"The":[0],"capacity":[1],"and":[2,16,92,136,194,199],"cost-per-bit":[3,116],"of":[4,13,61,100,163],"DRAM":[5,21,62,69,101,129,166],"have":[6,82,113],"historically":[7],"scaled":[8],"to":[9,46,52,71,88,118,157],"satisfy":[10],"the":[11,30,39,57,97,161,176],"needs":[12],"increasingly":[14],"large":[15],"complex":[17],"computer":[18],"systems.":[19,35],"However,":[20],"latency":[22,29,42,135,162],"has":[23],"remained":[24],"almost":[25],"constant,":[26],"making":[27],"memory":[28],"performance":[31,193],"bottleneck":[32],"in":[33],"today's":[34],"We":[36,171],"observe":[37],"that":[38,174,187],"high":[40,58,84,169],"access":[41],"is":[43,96,144],"not":[44],"intrinsic":[45],"DRAM,":[47],"but":[48,112],"a":[49,75,78,83,114,164,180],"trade-off":[50],"made":[51],"decrease":[53],"cost-per-bit.":[54,138,170],"To":[55],"mitigate":[56],"area":[59,121],"overhead":[60],"sensing":[63],"structures,":[64],"commodity":[65],"DRAMs":[66,105],"connect":[67],"many":[68],"cells":[70],"each":[72,141],"sense-amplifier":[73,120],"through":[74],"wire":[76],"called":[77],"bitline.":[79],"These":[80],"bitlines":[81,108],"parasitic":[85],"capacitance":[86,95],"due":[87,117],"their":[89],"long":[90,142],"length,":[91],"this":[93,124],"bitline":[94,143],"dominant":[98],"source":[99],"latency.":[102],"Specialized":[103],"low-latency":[104,177],"use":[106,175],"shorter":[107,148],"with":[109,160],"fewer":[110],"cells,":[111],"higher":[115],"greater":[119],"overhead.":[122],"In":[123,139],"work,":[125],"we":[126],"introduce":[127],"Tiered-Latency":[128],"(TL-DRAM),":[130],"which":[131],"achieves":[132],"both":[133,192,197],"low":[134,137],"TL-DRAM,":[140],"split":[145],"into":[146],"two":[147],"segments":[149],"by":[150],"an":[151],"isolation":[152],"transistor,":[153],"allowing":[154],"one":[155],"segment":[156,178],"be":[158],"accessed":[159],"short-bitline":[165],"without":[167],"incurring":[168],"propose":[172],"mechanisms":[173,190],"as":[179],"hardware-managed":[181],"or":[182],"software-managed":[183],"cache.":[184],"Evaluations":[185],"show":[186],"our":[188],"proposed":[189],"improve":[191],"energy-efficiency":[195],"for":[196],"single-core":[198],"multi-programmed":[200],"workloads.":[201]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":18},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":12},{"year":2021,"cited_by_count":16},{"year":2020,"cited_by_count":23},{"year":2019,"cited_by_count":24},{"year":2018,"cited_by_count":31},{"year":2017,"cited_by_count":34},{"year":2016,"cited_by_count":35},{"year":2015,"cited_by_count":20},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":9}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}