{"id":"https://openalex.org/W1989608846","doi":"https://doi.org/10.1109/hpca.2013.6522336","title":"Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies","display_name":"Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W1989608846","doi":"https://doi.org/10.1109/hpca.2013.6522336","mag":"1989608846"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2013.6522336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103136069","display_name":"Aditya Agrawal","orcid":"https://orcid.org/0000-0002-3822-3176"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Agrawal","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, USA","University of Illinois at Urbana-Champaign, Champaign, IL, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Champaign, IL, USA;","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113659265","display_name":"Prabhat Jain","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Jain","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, USA","University of Illinois at Urbana-Champaign, Champaign, IL, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Champaign, IL, USA;","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049130587","display_name":"Amin Ansari","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Ansari","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, USA","University of Illinois at Urbana-Champaign, Champaign, IL, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Champaign, IL, USA;","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055909708","display_name":"Josep Torrellas","orcid":"https://orcid.org/0000-0003-2595-5228"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Torrellas","raw_affiliation_strings":["University of Illinois at Urbana-Champaign, USA","University of Illinois at Urbana-Champaign, Champaign, IL, USA;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"University of Illinois at Urbana-Champaign, Champaign, IL, USA;","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I157725225"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"400","last_page":"411"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7659029960632324},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6283025145530701},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.5962398648262024},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.5583838820457458},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5528784990310669},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5311058163642883},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.49081096053123474},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4576164782047272},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4570193290710449},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32258641719818115},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2672901153564453},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25634413957595825},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2540687918663025},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.2188931703567505}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7659029960632324},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6283025145530701},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.5962398648262024},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.5583838820457458},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5528784990310669},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5311058163642883},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.49081096053123474},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4576164782047272},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4570193290710449},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32258641719818115},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2672901153564453},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25634413957595825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2540687918663025},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.2188931703567505},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2013.6522336","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522336","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.307.3331","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.307.3331","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://iacoma.cs.uiuc.edu/iacoma-papers/hpca13_3.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1979432606","https://openalex.org/W1988664198","https://openalex.org/W1998525920","https://openalex.org/W2022740893","https://openalex.org/W2023062763","https://openalex.org/W2038061869","https://openalex.org/W2038355886","https://openalex.org/W2097538613","https://openalex.org/W2098040113","https://openalex.org/W2100799944","https://openalex.org/W2103498248","https://openalex.org/W2105102111","https://openalex.org/W2105892416","https://openalex.org/W2110999128","https://openalex.org/W2114429886","https://openalex.org/W2124608923","https://openalex.org/W2126357937","https://openalex.org/W2131054871","https://openalex.org/W2140797820","https://openalex.org/W2144005128","https://openalex.org/W2145021036","https://openalex.org/W2146561901","https://openalex.org/W2158199659","https://openalex.org/W2161991038","https://openalex.org/W2170382128","https://openalex.org/W2171148960","https://openalex.org/W3147067924","https://openalex.org/W3147993829","https://openalex.org/W3150909204","https://openalex.org/W4248310916","https://openalex.org/W4253202538","https://openalex.org/W4253877963","https://openalex.org/W4285719527","https://openalex.org/W6677105543"],"related_works":["https://openalex.org/W2516517078","https://openalex.org/W1974599144","https://openalex.org/W2150909864","https://openalex.org/W4382618825","https://openalex.org/W2161286015","https://openalex.org/W4384572207","https://openalex.org/W4386903460","https://openalex.org/W2900372418","https://openalex.org/W2924367614","https://openalex.org/W4211178602"],"abstract_inverted_index":{"As":[0],"manycores":[1],"use":[2,70],"dynamic":[3],"energy":[4,150,176],"ever":[5],"more":[6],"efficiently,":[7],"static":[8],"power":[9,36,94],"consumption":[10],"becomes":[11],"a":[12,18,23,50,56,71,104,129,152,159,183],"major":[13],"concern.":[14],"In":[15,83,164],"particular,":[16],"in":[17,27,128],"large":[19,45],"manycore":[20,51,131],"running":[21,132],"at":[22],"low":[24],"voltage,":[25],"leakage":[26],"on-chip":[28,92,99,113],"memory":[29,93,141,155,168,180],"modules":[30],"contributes":[31],"substantially":[32],"to":[33,54,64,69,107],"the":[34,44,88,120,149,175,178],"chip's":[35],"draw.":[37],"This":[38],"is":[39,52,68],"unfortunate,":[40],"given":[41],"that,":[42],"intuitively,":[43],"multi-level":[46],"cache":[47,116],"hierarchy":[48,142,169],"of":[49,58,90,112,148,151,161,174,177,185],"likely":[53],"contain":[55],"lot":[57],"useless":[59],"data.":[60],"An":[61],"effective":[62],"way":[63],"reduce":[65],"this":[66,84],"problem":[67],"low-leakage":[72],"technology":[73],"such":[74],"as":[75],"embedded":[76],"DRAM":[77],"(eDRAM).":[78],"However,":[79],"eDRAM":[80,114],"requires":[81],"refresh.":[82],"paper,":[85],"we":[86],"examine":[87],"opportunity":[89],"minimizing":[91],"further":[95],"by":[96],"intelligently":[97],"refreshing":[98],"eDRAM.":[100],"We":[101,118,125,136],"present":[102],"Refrint,":[103],"simple":[105],"approach":[106],"perform":[108],"fine-grained,":[109],"intelligent":[110],"refresh":[111],"multiprocessor":[115],"hierarchies.":[117],"introduce":[119],"Refrint":[121,127,144,171],"algorithms":[122],"and":[123,157],"microarchitecture.":[124],"evaluate":[126],"simulated":[130],"16-threaded":[133],"parallel":[134],"applications.":[135],"show":[137],"that":[138],"an":[139,166],"eDRAM-based":[140,167],"with":[143],"consumes":[145,172],"only":[146,162],"30%":[147],"conventional":[153,179],"SRAM-based":[154],"hierarchy,":[156,181],"induces":[158],"slowdown":[160,184],"6%.":[163],"contrast,":[165],"without":[170],"56%":[173],"inducing":[182],"25%.":[186]},"counts_by_year":[{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}