{"id":"https://openalex.org/W2161226639","doi":"https://doi.org/10.1109/hpca.2013.6522312","title":"Improving multi-core performance using mixed-cell cache architecture","display_name":"Improving multi-core performance using mixed-cell cache architecture","publication_year":2013,"publication_date":"2013-02-01","ids":{"openalex":"https://openalex.org/W2161226639","doi":"https://doi.org/10.1109/hpca.2013.6522312","mag":"2161226639"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2013.6522312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070152284","display_name":"Samira Khan","orcid":"https://orcid.org/0000-0002-0300-3034"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. M. Khan","raw_affiliation_strings":["Carnegie Mellon University, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072086494","display_name":"Alaa R. Alameldeen","orcid":"https://orcid.org/0000-0002-9064-4621"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"A. R. Alameldeen","raw_affiliation_strings":["Intel Laboratories, India"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044002903","display_name":"Chris Wilkerson","orcid":"https://orcid.org/0009-0008-8657-2478"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"C. Wilkerson","raw_affiliation_strings":["Intel Laboratories, India"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003048953","display_name":"Jaydeep P. Kulkarni","orcid":"https://orcid.org/0000-0002-0258-6776"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"J. Kulkarni","raw_affiliation_strings":["Intel Laboratories, India"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100612822","display_name":"Daniel A. Jim\u00e9nez","orcid":"https://orcid.org/0000-0001-5658-4883"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. A. Jimenez","raw_affiliation_strings":["Texas A&M University, USA"],"affiliations":[{"raw_affiliation_string":"Texas A&M University, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070152284"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":5.0434,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.95482546,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"119","last_page":"130"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8720765113830566},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8170772790908813},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6408724784851074},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6054056882858276},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.581989049911499},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5786683559417725},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.5354561805725098},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5160219669342041},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5025310516357422},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.4672926068305969},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44603633880615234},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43986859917640686},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.41453057527542114},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3936697840690613},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.22198882699012756}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8720765113830566},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8170772790908813},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6408724784851074},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6054056882858276},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.581989049911499},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5786683559417725},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.5354561805725098},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5160219669342041},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5025310516357422},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.4672926068305969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44603633880615234},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43986859917640686},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.41453057527542114},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3936697840690613},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.22198882699012756}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2013.6522312","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2013.6522312","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W2001442398","https://openalex.org/W2004965314","https://openalex.org/W2007916227","https://openalex.org/W2025613532","https://openalex.org/W2067168777","https://openalex.org/W2080019739","https://openalex.org/W2099339734","https://openalex.org/W2103498248","https://openalex.org/W2109824347","https://openalex.org/W2119306084","https://openalex.org/W2127945400","https://openalex.org/W2132174932","https://openalex.org/W2136444750","https://openalex.org/W2145191373","https://openalex.org/W2150011671","https://openalex.org/W2157447136","https://openalex.org/W2157676568","https://openalex.org/W2161197576","https://openalex.org/W2466405623","https://openalex.org/W2543171663","https://openalex.org/W4231535434","https://openalex.org/W4238002809","https://openalex.org/W4251451722","https://openalex.org/W4255298641","https://openalex.org/W6651487225","https://openalex.org/W6682012564","https://openalex.org/W6719526839"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2126408955","https://openalex.org/W2734782074","https://openalex.org/W2539712666","https://openalex.org/W2148571123","https://openalex.org/W2396934146","https://openalex.org/W2369103246","https://openalex.org/W2118932116"],"abstract_inverted_index":{"Many":[0],"enterprise":[1],"and":[2,17,145,163,180],"mobile":[3],"systems":[4,12],"must":[5],"operate":[6,76],"within":[7,25,37],"strict":[8,39],"power":[9,18,24,40,45,183],"constraints.":[10],"These":[11],"dynamically":[13],"trade":[14],"off":[15],"performance":[16,21,124,137,177],"to":[19,75,109,122,166],"maximize":[20],"while":[22,81],"keeping":[23],"specified":[26],"limits.":[27],"In":[28,126],"multi-core":[29,136,171],"systems,":[30],"maximizing":[31],"the":[32,44,64,83,140,159,185],"number":[33],"of":[34,63,86,111,142],"active":[35],"cores":[36],"a":[38,131,170],"budget":[41],"requires":[42],"minimizing":[43,82],"per":[46],"core.":[47],"Lowering":[48],"core":[49],"voltage":[50,80],"dramatically":[51],"reduces":[52,181],"power,":[53],"but":[54],"compromises":[55],"cache":[56,59,65,112,119,160,188],"reliability.":[57],"Mixed-cell":[58],"architectures,":[60],"where":[61],"part":[62],"is":[66],"designed":[67],"with":[68],"larger,":[69],"more":[70],"robust":[71,102,144,155],"cells,":[72],"enable":[73],"caches":[74,91,98],"reliably":[77],"at":[78,104],"low":[79,105],"added":[84],"cost":[85],"larger":[87],"cells.":[88,147],"But":[89],"mixed-cell":[90,132,193],"suffer":[92],"from":[93],"poor":[94],"low-voltage":[95],"scalability":[96],"since":[97],"can":[99],"only":[100,153],"use":[101,141],"cells":[103],"voltage,":[106],"sacrificing":[107],"up":[108],"75%":[110],"capacity.":[113],"Such":[114],"capacity":[115],"reduction":[116],"strains":[117],"shared":[118],"resources,":[120],"leading":[121],"significant":[123],"losses.":[125],"this":[127],"paper,":[128],"we":[129],"propose":[130],"architecture":[133],"that":[134],"improves":[135,176],"by":[138,157,178,189],"allowing":[139],"both":[143],"non-robust":[146,167],"Our":[148],"mechanisms":[149],"store":[150],"modified":[151],"data":[152,187],"in":[154,184],"lines":[156],"modifying":[158],"replacement":[161],"policy":[162],"handling":[164],"writes":[165],"lines.":[168],"For":[169],"processor,":[172],"our":[173],"best":[174],"mechanism":[175],"17%,":[179],"dynamic":[182],"L1":[186],"50%":[190],"over":[191],"prior":[192],"proposals.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}