{"id":"https://openalex.org/W2130870362","doi":"https://doi.org/10.1109/hpca.2012.6169033","title":"Flexible register management using reference counting","display_name":"Flexible register management using reference counting","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W2130870362","doi":"https://doi.org/10.1109/hpca.2012.6169033","mag":"2130870362"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2012.6169033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2012.6169033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on High-Performance Comp Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10161/11633","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089050018","display_name":"Steven Battle","orcid":null},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Battle","raw_affiliation_strings":["Drexel University, USA","Drexel University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052877010","display_name":"Andrew D. Hilton","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew D. Hilton","raw_affiliation_strings":["IBM, Corporation, USA","IBM Corporation#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, Corporation, USA","institution_ids":["https://openalex.org/I1341412227"]},{"raw_affiliation_string":"IBM Corporation#TAB#","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018352758","display_name":"Mark Hempstead","orcid":"https://orcid.org/0000-0001-9696-4741"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Hempstead","raw_affiliation_strings":["Drexel University, USA","Drexel University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Drexel University, USA","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Drexel University","institution_ids":["https://openalex.org/I72816309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100858781","display_name":"Amir Roth","orcid":null},"institutions":[{"id":"https://openalex.org/I36788626","display_name":"California University of Pennsylvania","ror":"https://ror.org/01spssf70","country_code":"US","type":"education","lineage":["https://openalex.org/I36788626"]},{"id":"https://openalex.org/I79576946","display_name":"University of Pennsylvania","ror":"https://ror.org/00b30xv10","country_code":"US","type":"education","lineage":["https://openalex.org/I79576946"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amir Roth","raw_affiliation_strings":["University of Pennsylvania, USA","#N#               * University of Pennsylvania"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pennsylvania, USA","institution_ids":["https://openalex.org/I36788626"]},{"raw_affiliation_string":"#N#               * University of Pennsylvania","institution_ids":["https://openalex.org/I36788626","https://openalex.org/I79576946"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1716,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.79627453,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8795117139816284},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8166126608848572},{"id":"https://openalex.org/keywords/processor-register","display_name":"Processor register","score":0.6908532977104187},{"id":"https://openalex.org/keywords/register-allocation","display_name":"Register allocation","score":0.5870038270950317},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.5716883540153503},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4551934003829956},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43938788771629333},{"id":"https://openalex.org/keywords/queue","display_name":"Queue","score":0.42854422330856323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41077613830566406},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38077759742736816},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3714836835861206},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24934351444244385},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2061200737953186},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.16811609268188477},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14426898956298828},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.08830338716506958},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.0856080949306488}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8795117139816284},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8166126608848572},{"id":"https://openalex.org/C2871975","wikidata":"https://www.wikidata.org/wiki/Q187466","display_name":"Processor register","level":4,"score":0.6908532977104187},{"id":"https://openalex.org/C128916667","wikidata":"https://www.wikidata.org/wiki/Q1343660","display_name":"Register allocation","level":3,"score":0.5870038270950317},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.5716883540153503},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4551934003829956},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43938788771629333},{"id":"https://openalex.org/C160403385","wikidata":"https://www.wikidata.org/wiki/Q220543","display_name":"Queue","level":2,"score":0.42854422330856323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41077613830566406},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38077759742736816},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3714836835861206},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24934351444244385},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2061200737953186},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.16811609268188477},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14426898956298828},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.08830338716506958},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0856080949306488},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/hpca.2012.6169033","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2012.6169033","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on High-Performance Comp Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.222.7150","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.222.7150","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cis.upenn.edu/%7Eadhilton/papers/refcount-hpca12.pdf","raw_type":"text"},{"id":"pmh:oai:dukespace.lib.duke.edu:10161/11633","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/11633","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Proceeding"}],"best_oa_location":{"id":"pmh:oai:dukespace.lib.duke.edu:10161/11633","is_oa":true,"landing_page_url":"http://hdl.handle.net/10161/11633","pdf_url":null,"source":{"id":"https://openalex.org/S4306400687","display_name":"DukeSpace (Duke University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I170897317","host_organization_name":"Duke University","host_organization_lineage":["https://openalex.org/I170897317"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Conference Proceeding"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7599999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1485241861","https://openalex.org/W1549770887","https://openalex.org/W1809169466","https://openalex.org/W2061894527","https://openalex.org/W2097087176","https://openalex.org/W2098091324","https://openalex.org/W2103670614","https://openalex.org/W2112833506","https://openalex.org/W2113751407","https://openalex.org/W2116020886","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2120230074","https://openalex.org/W2125796904","https://openalex.org/W2126357937","https://openalex.org/W2140348738","https://openalex.org/W2142101409","https://openalex.org/W2145483435","https://openalex.org/W2147098645","https://openalex.org/W2149379863","https://openalex.org/W2150450196","https://openalex.org/W2157075925","https://openalex.org/W2158899676","https://openalex.org/W2166908913","https://openalex.org/W2318529517","https://openalex.org/W2402924380","https://openalex.org/W3142147837","https://openalex.org/W4233285768","https://openalex.org/W4235106764","https://openalex.org/W4236345830","https://openalex.org/W4241271647","https://openalex.org/W4244169180","https://openalex.org/W4244583165","https://openalex.org/W4244763500","https://openalex.org/W4248310923","https://openalex.org/W4300932323","https://openalex.org/W6678497183","https://openalex.org/W6681271983","https://openalex.org/W6681372123","https://openalex.org/W6682260355","https://openalex.org/W6843447886"],"related_works":["https://openalex.org/W2224192221","https://openalex.org/W1967889241","https://openalex.org/W2111377238","https://openalex.org/W2161297616","https://openalex.org/W3117494601","https://openalex.org/W4247209662","https://openalex.org/W2195435904","https://openalex.org/W2148662141","https://openalex.org/W2159389028","https://openalex.org/W3022691489"],"abstract_inverted_index":{"Conventional":[0],"out-of-order":[1],"processors":[2],"that":[3,19,58,91,116],"use":[4],"a":[5,16,22,29,43,46,53,61,74],"unified":[6],"physical":[7,50,62],"register":[8,32,51,96,101,104],"file":[9,97,105],"allocate":[10],"and":[11,27,52,107,112,125],"reclaim":[12],"registers":[13,80],"explicitly":[14],"using":[15,42,83],"free":[17,76],"list":[18,77],"operates":[20],"as":[21],"circular":[23],"queue.":[24],"We":[25,38,86],"describe":[26,87],"evaluate":[28],"more":[30],"flexible":[31],"management":[33],"scheme":[34],"-":[35],"reference":[36,40,88,121],"counting.":[37],"implement":[39],"counting":[41,89,122],"bit-matrix":[44],"with":[45],"column":[47],"for":[48,55],"every":[49,56],"row":[54],"entity":[57],"can":[59],"hold":[60],"register,":[63],"e.g.,":[64],"an":[65],"in-flight":[66],"instruction.":[67],"Columns":[68],"are":[69,81],"NOR'ed":[70],"together":[71],"to":[72],"create":[73],"bitvector":[75],"from":[78],"which":[79],"allocated":[82],"priority":[84],"encoders.":[85],"designs":[90],"support":[92],"micro-architectural":[93],"techniques":[94,134],"including":[95],"power":[98],"gating,":[99],"dynamic":[100],"move":[102],"elimination,":[103],"checkpointing,":[106],"latency":[108],"tolerant":[109],"execution.":[110],"Performance":[111],"circuit":[113],"simulation":[114],"show":[115],"the":[117,130,133],"energy":[118],"cost":[119],"of":[120,132],"is":[123,126],"low":[124],"easily":[127],"recouped":[128],"by":[129],"savings":[131],"it":[135],"enables.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}