{"id":"https://openalex.org/W1996160696","doi":"https://doi.org/10.1109/hpca.2012.6168941","title":"Efficient scrub mechanisms for error-prone emerging memories","display_name":"Efficient scrub mechanisms for error-prone emerging memories","publication_year":2012,"publication_date":"2012-02-01","ids":{"openalex":"https://openalex.org/W1996160696","doi":"https://doi.org/10.1109/hpca.2012.6168941","mag":"1996160696"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2012.6168941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2012.6168941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on High-Performance Comp Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012432339","display_name":"Manu Awasthi","orcid":"https://orcid.org/0000-0002-5616-9679"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]},{"id":"https://openalex.org/I11912373","display_name":"Micron (United States)","ror":"https://ror.org/02fv52296","country_code":"US","type":"company","lineage":["https://openalex.org/I11912373"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Manu Awasthi","raw_affiliation_strings":["University of Utah","Micron Technology, Inc., USA","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"Micron Technology, Inc., USA","institution_ids":["https://openalex.org/I11912373"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015951970","display_name":"Manjunath Shevgoor","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Manjunath Shevgoor","raw_affiliation_strings":["University of Utah","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029594032","display_name":"Kshitij Sudan","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kshitij Sudan","raw_affiliation_strings":["University of Utah","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048595299","display_name":"Bipin Rajendran","orcid":"https://orcid.org/0000-0002-2960-6909"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bipin Rajendran","raw_affiliation_strings":["IBM T.J. Watson Research Center","IBM Thomas J. Watson Research Center, USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center","institution_ids":[]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087056095","display_name":"Rajeev Balasubramonian","orcid":"https://orcid.org/0009-0009-4093-5904"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev Balasubramonian","raw_affiliation_strings":["University of Utah","University of Utah, USA"],"affiliations":[{"raw_affiliation_string":"University of Utah","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082727505","display_name":"Viii Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Viii Srinivasan","raw_affiliation_strings":["IBM T.J. Watson Research Center","IBM Thomas J. Watson Research Center, USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center","institution_ids":[]},{"raw_affiliation_string":"IBM Thomas J. Watson Research Center, USA","institution_ids":["https://openalex.org/I4210114115"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5012432339"],"corresponding_institution_ids":["https://openalex.org/I11912373","https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":14.8934,"has_fulltext":false,"cited_by_count":123,"citation_normalized_percentile":{"value":0.99205532,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9038110971450806},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7660239934921265},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7534393668174744},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4782734811306},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.45515957474708557},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45297613739967346},{"id":"https://openalex.org/keywords/word-error-rate","display_name":"Word error rate","score":0.4400704503059387},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4232161343097687},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3859763741493225},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.257432758808136},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24878275394439697},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.20486900210380554},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17991229891777039},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.16484233736991882},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1207304298877716},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11954846978187561},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09085261821746826}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9038110971450806},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7660239934921265},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7534393668174744},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4782734811306},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.45515957474708557},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45297613739967346},{"id":"https://openalex.org/C40969351","wikidata":"https://www.wikidata.org/wiki/Q3516228","display_name":"Word error rate","level":2,"score":0.4400704503059387},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4232161343097687},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3859763741493225},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.257432758808136},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24878275394439697},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.20486900210380554},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17991229891777039},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.16484233736991882},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1207304298877716},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11954846978187561},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09085261821746826},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2012.6168941","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2012.6168941","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE International Symposium on High-Performance Comp Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W1560665745","https://openalex.org/W1968138417","https://openalex.org/W1977642081","https://openalex.org/W1980073965","https://openalex.org/W1983826793","https://openalex.org/W2036934942","https://openalex.org/W2047014860","https://openalex.org/W2048588974","https://openalex.org/W2051783077","https://openalex.org/W2085273892","https://openalex.org/W2091878512","https://openalex.org/W2092514936","https://openalex.org/W2094043668","https://openalex.org/W2097070553","https://openalex.org/W2097823832","https://openalex.org/W2098206714","https://openalex.org/W2102449048","https://openalex.org/W2103498248","https://openalex.org/W2104692597","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2115500527","https://openalex.org/W2118231788","https://openalex.org/W2120499165","https://openalex.org/W2122249806","https://openalex.org/W2123728009","https://openalex.org/W2126370767","https://openalex.org/W2135393827","https://openalex.org/W2136683769","https://openalex.org/W2138661001","https://openalex.org/W2141388080","https://openalex.org/W2154229954","https://openalex.org/W2155462575","https://openalex.org/W2157554053","https://openalex.org/W2161190851","https://openalex.org/W2161678437","https://openalex.org/W2163182174","https://openalex.org/W2165337009","https://openalex.org/W2167369719","https://openalex.org/W2169875292","https://openalex.org/W2342204193","https://openalex.org/W2545613065","https://openalex.org/W3004493283","https://openalex.org/W3099470245","https://openalex.org/W4214773815","https://openalex.org/W4245880889","https://openalex.org/W4249751949","https://openalex.org/W4250675778"],"related_works":["https://openalex.org/W2162457113","https://openalex.org/W1528863892","https://openalex.org/W2007444174","https://openalex.org/W1528544434","https://openalex.org/W2152643014","https://openalex.org/W1489210541","https://openalex.org/W2516517078","https://openalex.org/W3141188004","https://openalex.org/W2000563648","https://openalex.org/W2138596439"],"abstract_inverted_index":{"Many":[0,198],"memory":[1,118],"cell":[2,152],"technologies":[3],"are":[4,18,102,141],"being":[5],"considered":[6],"as":[7],"possible":[8],"replacements":[9],"for":[10,120,171,222],"DRAM":[11,100,287],"and":[12,36,60,109,124,167,226,243,271],"Flash":[13],"technologies,":[14],"both":[15],"of":[16,51,71,146,184,199],"which":[17],"nearing":[19],"their":[20],"scaling":[21],"limits.":[22],"While":[23],"these":[24,52],"new":[25,40,144],"cells":[26],"(PCM,":[27],"STT-RAM,":[28],"FeRAM,":[29],"etc.)":[30],"promise":[31],"high":[32,169],"density,":[33],"better":[34],"scaling,":[35],"non-volatility,":[37],"they":[38],"introduce":[39],"challenges.":[41],"Solutions":[42],"at":[43],"the":[44,67,80,94,117,128,163,172,178,182,192],"architecture":[45,95],"level":[46],"can":[47,217,239],"help":[48],"address":[49],"some":[50],"problems;":[53],"e.g.,":[54],"prior":[55],"research":[56],"has":[57,89],"proposed":[58,252],"wear-leveling":[59],"hard":[61,244],"error":[62,82,123,165,229],"tolerance":[63],"mechanisms":[64],"to":[65,143,180,191,205,279],"overcome":[66],"limited":[68],"write":[69],"endurance":[70],"PCM":[72,136,154],"cells.":[73],"In":[74,149],"this":[75],"paper,":[76],"we":[77],"focus":[78],"on":[79],"soft":[81,147,164,242],"problem":[83],"in":[84,93,99,195,261,268,275,285],"PCM,":[85],"a":[86,110,121,131,227,258,264,272,280],"topic":[87],"that":[88,161,214,238,249],"received":[90],"little":[91],"attention":[92],"community.":[96],"Soft":[97],"errors":[98],"memories":[101],"typically":[103],"addressed":[104],"by":[105],"having":[106],"SECDED":[107],"support":[108,221],"scrub":[111,114,173,186,215,236,255,276,282],"mechanism.":[112,174],"The":[113],"mechanism":[115,256],"scans":[116],"looking":[119],"single-bit":[122],"corrects":[125],"it":[126],"before":[127],"line":[129],"experiences":[130],"second":[132],"uncorrectable":[133,262],"error.":[134],"However,":[135],"(and":[137],"other":[138,206],"emerging":[139,209],"memories)":[140],"prone":[142,208],"sources":[145],"errors.":[148,245],"particular,":[150],"multi-level":[151],"(MLC)":[153],"devices":[155],"will":[156,202],"suffer":[157],"from":[158],"resistance":[159],"drift,":[160],"increases":[162],"rate":[166],"incurs":[168],"overheads":[170,216],"This":[175],"paper":[176],"is":[177],"first":[179,212],"study":[181],"design":[183,234],"architectural":[185],"mechanisms,":[187],"especially":[188],"when":[189],"tailored":[190],"drift":[193],"phenomenon":[194],"MLC":[196],"PCM.":[197],"our":[200,254],"solutions":[201],"also":[203],"apply":[204],"soft-error":[207],"memories.":[210],"We":[211,232],"show":[213],"be":[218],"reduced":[219],"with":[220],"strong":[223],"ECC":[224],"codes":[225],"lightweight":[228],"detection":[230],"operation.":[231],"then":[233],"different":[235],"algorithms":[237],"adaptively":[240],"trade-off":[241],"Using":[246],"an":[247],"approach":[248],"combines":[250],"all":[251],"solutions,":[253],"yields":[257],"96.5%":[259],"reduction":[260,274],"errors,":[263],"24.4":[265],"\u00d7":[266],"decrease":[267],"scrub-related":[269],"writes,":[270],"37.8%":[273],"energy,":[277],"relative":[278],"basic":[281],"algorithm":[283],"used":[284],"modern":[286],"systems.":[288]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":13},{"year":2017,"cited_by_count":18},{"year":2016,"cited_by_count":13},{"year":2015,"cited_by_count":16},{"year":2014,"cited_by_count":14},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":3}],"updated_date":"2026-02-27T16:54:17.756197","created_date":"2025-10-10T00:00:00"}