{"id":"https://openalex.org/W2134682810","doi":"https://doi.org/10.1109/hpca.2011.5749758","title":"Archipelago: A polymorphic cache design for enabling robust near-threshold operation","display_name":"Archipelago: A polymorphic cache design for enabling robust near-threshold operation","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2134682810","doi":"https://doi.org/10.1109/hpca.2011.5749758","mag":"2134682810"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049130587","display_name":"Amin Ansari","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amin Ansari","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110112858","display_name":"Shuguang Feng","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shuguang Feng","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064330876","display_name":"Shantanu Gupta","orcid":"https://orcid.org/0000-0002-9931-1612"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Gupta","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002075773","display_name":"Scott Mahlke","orcid":"https://orcid.org/0000-0002-0438-0616"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Scott Mahlke","raw_affiliation_strings":["Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"Advanced Computer Architecture Laboratory, University of Michigan, Ann Arbor, MI 48109","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":68,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"0","issue":null,"first_page":"539","last_page":"550"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6881582736968994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6367872953414917},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6071162223815918},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.6025413274765015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5206912755966187},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.4805312752723694},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43978118896484375},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30720922350883484},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14554664492607117}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6881582736968994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6367872953414917},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6071162223815918},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.6025413274765015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5206912755966187},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.4805312752723694},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43978118896484375},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30720922350883484},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14554664492607117}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2011.5749758","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749758","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":60,"referenced_works":["https://openalex.org/W135315161","https://openalex.org/W1565403545","https://openalex.org/W1606681975","https://openalex.org/W1975442866","https://openalex.org/W2002038549","https://openalex.org/W2011039300","https://openalex.org/W2015938096","https://openalex.org/W2031948068","https://openalex.org/W2079163915","https://openalex.org/W2096351140","https://openalex.org/W2099339734","https://openalex.org/W2099982336","https://openalex.org/W2102727118","https://openalex.org/W2104086123","https://openalex.org/W2104225326","https://openalex.org/W2104509890","https://openalex.org/W2104677471","https://openalex.org/W2105102111","https://openalex.org/W2105143058","https://openalex.org/W2105524902","https://openalex.org/W2106507957","https://openalex.org/W2110999128","https://openalex.org/W2112085716","https://openalex.org/W2112776829","https://openalex.org/W2115150948","https://openalex.org/W2119306084","https://openalex.org/W2120017516","https://openalex.org/W2130583886","https://openalex.org/W2131054871","https://openalex.org/W2134963864","https://openalex.org/W2136444750","https://openalex.org/W2143061558","https://openalex.org/W2144289559","https://openalex.org/W2146018705","https://openalex.org/W2153456949","https://openalex.org/W2157447136","https://openalex.org/W2160428323","https://openalex.org/W2161197576","https://openalex.org/W2164813835","https://openalex.org/W2165126103","https://openalex.org/W2336505224","https://openalex.org/W2397682474","https://openalex.org/W2401610261","https://openalex.org/W3140903683","https://openalex.org/W4231535434","https://openalex.org/W4236432903","https://openalex.org/W4238002809","https://openalex.org/W4248310916","https://openalex.org/W4250692521","https://openalex.org/W4253202538","https://openalex.org/W4254521933","https://openalex.org/W4255298641","https://openalex.org/W4285719527","https://openalex.org/W6633895739","https://openalex.org/W6675633877","https://openalex.org/W6676080572","https://openalex.org/W6676837121","https://openalex.org/W6677314723","https://openalex.org/W6703628422","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3019683061","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Extreme":[0],"technology":[1],"integration":[2],"in":[3,12,121,164,182,187,235],"the":[4,38,42,48,54,79,83,111,122,127,159,165,170,177,183,193,221,244],"sub-micron":[5],"regime":[6],"comes":[7],"with":[8,133,228],"a":[9,25,63,95,197,217,229],"rapid":[10],"rise":[11],"heat":[13],"dissipation":[14],"and":[15,175,209,239],"power":[16,212,225,237],"density":[17],"for":[18,47,216,243],"modern":[19],"processors.":[20],"Dynamic":[21],"voltage":[22,46,195],"scaling":[23],"is":[24,36,50,75],"widely":[26],"used":[27],"technique":[28],"to":[29,78,86,129,168,202,206,220],"tackle":[30],"this":[31,91],"problem":[32],"when":[33,70,119,185,233],"high":[34,160],"performance":[35,231],"not":[37],"main":[39],"concern.":[40],"However,":[41],"minimum":[43,154],"achievable":[44],"supply":[45,72],"processor":[49,198],"often":[51],"bounded":[52],"by":[53,103],"large":[55,112],"on-chip":[56],"caches":[57],"since":[58],"SRAM":[59,84,115],"cells":[60,69],"fail":[61],"at":[62],"significantly":[64],"faster":[65],"rate":[66],"than":[67],"logic":[68],"reducing":[71],"voltage.":[73],"This":[74],"mainly":[76],"due":[77],"higher":[80],"susceptibility":[81],"of":[82,114,153,162,172,179,196],"structures":[85],"process-induced":[87],"parameter":[88],"variations.":[89],"In":[90],"work,":[92],"we":[93],"propose":[94],"highly":[96],"flexible":[97],"fault-tolerant":[98],"cache":[99,128,184],"design,":[100],"Archipelago,":[101],"that":[102,117],"reconfiguring":[104],"its":[105],"internal":[106],"organization":[107],"can":[108,137,199],"efficiently":[109],"tolerate":[110],"number":[113],"failures":[116],"arise":[118],"operating":[120,186,234],"near-threshold":[123,188],"region.":[124,189],"Archipelago":[125,166],"partitions":[126],"multiple":[130],"autonomous":[131],"islands":[132],"various":[134],"sizes":[135],"which":[136,204],"operate":[138],"correctly":[139],"without":[140],"borrowing":[141],"redundancy":[142,173],"from":[143],"each":[144],"other.":[145],"Our":[146],"configuration":[147],"algorithm":[148],"-":[149,157],"an":[150],"adapted":[151],"version":[152],"clique":[155],"covering":[156],"exploits":[158],"degree":[161],"flexibility":[163],"architecture":[167],"reduce":[169],"granularity":[171],"replacement":[174],"minimize":[176],"amount":[178],"space":[180],"lost":[181],"Using":[190],"our":[191],"approach,":[192],"operational":[194],"be":[200],"reduced":[201],"375mV,":[203],"translates":[205],"79%":[207],"dynamic":[208],"51%":[210],"leakage":[211],"savings":[213,226],"(in":[214],"90nm)":[215],"microprocessor":[218],"similar":[219],"Alpha":[222],"21364.":[223],"These":[224],"come":[227],"4.6%":[230],"drop-off":[232],"low":[236],"mode":[238],"2%":[240],"area":[241],"overhead":[242],"microprocessor.":[245]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":11},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":11},{"year":2013,"cited_by_count":12},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}