{"id":"https://openalex.org/W2112160130","doi":"https://doi.org/10.1109/hpca.2011.5749757","title":"ACCESS: Smart scheduling for asymmetric cache CMPs","display_name":"ACCESS: Smart scheduling for asymmetric cache CMPs","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2112160130","doi":"https://doi.org/10.1109/hpca.2011.5749757","mag":"2112160130"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102888784","display_name":"Xiaowei Jiang","orcid":"https://orcid.org/0000-0002-3696-9249"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY","US"],"is_corresponding":true,"raw_author_name":"Xiaowei Jiang","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101912070","display_name":"Asit Mishra","orcid":"https://orcid.org/0000-0001-6489-6895"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Asit Mishra","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, USA","Department of Computer Science and Engineering, the Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, the Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066116668","display_name":"Li Zhao","orcid":"https://orcid.org/0000-0003-2956-3539"},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Li Zhao","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102849990","display_name":"Ravishankar Iyer","orcid":"https://orcid.org/0000-0001-5383-9561"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Ravishankar Iyer","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087852871","display_name":"Zhen Fang","orcid":"https://orcid.org/0000-0003-0602-6255"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Zhen Fang","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063354522","display_name":"Sadagopan Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Sadagopan Srinivasan","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010737897","display_name":"Srihari Makineni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Srihari Makineni","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104364430","display_name":"Paul Brett","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Paul Brett","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Malaysia","Intel Labs, Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]},{"raw_affiliation_string":"Intel Labs, Intel Corporation","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054027488","display_name":"Chita R. Das","orcid":"https://orcid.org/0000-0002-4746-7578"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chita R. Das","raw_affiliation_strings":["Department of Computer Science and Engineering, Pennsylvania State University, USA","Department of Computer Science and Engineering, the Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Pennsylvania State University, USA","institution_ids":["https://openalex.org/I130769515"]},{"raw_affiliation_string":"Department of Computer Science and Engineering, the Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5102888784"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"],"apc_list":null,"apc_paid":null,"fwci":4.7849,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.9558992,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"527","last_page":"538"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8537735342979431},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8526832461357117},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.7022078633308411},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.6134360432624817},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.598246157169342},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.5761738419532776},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.5610076785087585},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5206605195999146},{"id":"https://openalex.org/keywords/page-cache","display_name":"Page cache","score":0.46839213371276855},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4559735059738159},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.43647849559783936},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.4133952856063843},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38635095953941345},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3856756091117859},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.32581019401550293}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8537735342979431},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8526832461357117},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.7022078633308411},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.6134360432624817},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.598246157169342},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.5761738419532776},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.5610076785087585},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5206605195999146},{"id":"https://openalex.org/C36340418","wikidata":"https://www.wikidata.org/wiki/Q7124288","display_name":"Page cache","level":5,"score":0.46839213371276855},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4559735059738159},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.43647849559783936},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.4133952856063843},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38635095953941345},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3856756091117859},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.32581019401550293},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2011.5749757","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749757","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1828240356","https://openalex.org/W1887418358","https://openalex.org/W1964232008","https://openalex.org/W1971165887","https://openalex.org/W1974809793","https://openalex.org/W2005395913","https://openalex.org/W2018056718","https://openalex.org/W2057717673","https://openalex.org/W2059290792","https://openalex.org/W2074113453","https://openalex.org/W2098278566","https://openalex.org/W2103115317","https://openalex.org/W2105102111","https://openalex.org/W2109092462","https://openalex.org/W2110575290","https://openalex.org/W2112085716","https://openalex.org/W2118703320","https://openalex.org/W2120635877","https://openalex.org/W2125860023","https://openalex.org/W2129816520","https://openalex.org/W2136452714","https://openalex.org/W2138598277","https://openalex.org/W2143773524","https://openalex.org/W2147943147","https://openalex.org/W2150149377","https://openalex.org/W2155396321","https://openalex.org/W2160428323","https://openalex.org/W2167414164","https://openalex.org/W2399061103","https://openalex.org/W3112651258","https://openalex.org/W3144141583","https://openalex.org/W4238002809","https://openalex.org/W4240262711","https://openalex.org/W4247264372","https://openalex.org/W4250692521","https://openalex.org/W4254718646","https://openalex.org/W6639702951","https://openalex.org/W6641282847","https://openalex.org/W6643714491","https://openalex.org/W6651715811","https://openalex.org/W6679004590","https://openalex.org/W6684751347"],"related_works":["https://openalex.org/W2161101294","https://openalex.org/W2148571123","https://openalex.org/W2026179701","https://openalex.org/W4380881125","https://openalex.org/W2184371594","https://openalex.org/W4312759433","https://openalex.org/W2302406141","https://openalex.org/W2113875634","https://openalex.org/W2365803410","https://openalex.org/W2152423944"],"abstract_inverted_index":{"In":[0,64,115],"current":[1],"Chip-multiprocessors":[2],"(CMPs),":[3],"a":[4,47,81,132,175,202],"significant":[5,59],"portion":[6],"of":[7,20,32,61,69,76,91,134,142,158],"the":[8,13,18,30,74,89,146,159],"die":[9],"is":[10,97,206],"consumed":[11],"by":[12,29],"last-level":[14,78],"cache.":[15],"Until":[16],"recently,":[17],"balance":[19],"cache":[21,62,86,113,143,171,193],"and":[22,94,150,162,195,205],"core":[23,168],"space":[24],"has":[25],"been":[26],"primarily":[27],"guided":[28],"needs":[31],"single":[33],"applications.":[34],"However,":[35],"as":[36],"multiple":[37],"applications":[38,57,107,165],"or":[39,56],"virtual":[40],"machines":[41],"(VMs)":[42],"are":[43],"consolidated":[44],"on":[45,108,145,166,174],"such":[46],"platform,":[48],"researchers":[49],"have":[50],"observed":[51],"that":[52,139,182],"not":[53],"all":[54],"VMs":[55],"require":[58],"amount":[60],"space.":[63],"order":[65],"to":[66,99,104,109,155,167,201,209],"take":[67],"advantage":[68],"this":[70,116,120],"phenomenon,":[71],"we":[72,118],"explore":[73],"use":[75,157],"asymmetric":[77,85,129,192],"caches":[79,130,149],"in":[80,101,190,213],"CMP":[82,194],"platform.":[83],"While":[84],"CMPs":[87],"provide":[88,196],"benefit":[90],"reduced":[92],"power":[93],"area,":[95],"it":[96],"important":[98],"build":[100],"hardware/software":[102],"support":[103,138,154],"appropriately":[105,163],"schedule":[106,164,188],"cores":[110],"with":[111,122,169],"suitable":[112,170],"capacity.":[114,172],"paper,":[117],"address":[119],"problem":[121],"our":[123,183],"ACCESS":[124,184],"architecture":[125,185],"comprising":[126],"of:":[127],"(a)":[128],"across":[131],"group":[133],"cores,":[135],"(b)":[136],"hardware":[137],"enables":[140],"prediction":[141,160],"performance":[144,198],"different":[147],"sized":[148],"(c)":[151],"OS":[152],"scheduler":[153,212],"make":[156],"capability":[161],"Measurements":[173],"working":[176],"prototype":[177],"using":[178],"SPEC2006":[179],"benchmarks":[180],"show":[181],"can":[186],"effectively":[187],"jobs":[189],"an":[191,210],"23%":[197],"improvement":[199],"compared":[200],"naive":[203],"scheduler,":[204],"97%":[207],"close":[208],"oracle":[211],"making":[214],"schedules.":[215]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}