{"id":"https://openalex.org/W2137385009","doi":"https://doi.org/10.1109/hpca.2011.5749747","title":"HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing","display_name":"HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2137385009","doi":"https://doi.org/10.1109/hpca.2011.5749747","mag":"2137385009"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009910914","display_name":"Michael Pellauer","orcid":"https://orcid.org/0000-0002-5305-4307"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael Pellauer","raw_affiliation_strings":["Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109306000","display_name":"Michael Adler","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Michael Adler","raw_affiliation_strings":["VSSAD Group, Intel Corporation, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD Group, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069200437","display_name":"Michel A. Kinsy","orcid":"https://orcid.org/0000-0002-1432-6939"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michel Kinsy","raw_affiliation_strings":["Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024901904","display_name":"Angshuman Parashar","orcid":"https://orcid.org/0000-0001-9936-6501"},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Angshuman Parashar","raw_affiliation_strings":["VSSAD Group, Intel Corporation, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VSSAD Group, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024384625","display_name":"Joel Emer","orcid":null},"institutions":[{"id":"https://openalex.org/I4210142644","display_name":"Intel (Malaysia)","ror":"https://ror.org/048jw1p35","country_code":"MY","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210142644"]},{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["MY","US"],"is_corresponding":false,"raw_author_name":"Joel Emer","raw_affiliation_strings":["Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA","VSSAD Group, Intel Corporation, Malaysia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computation Structures Group, Computer Science and A.I. Lab, Massachusetts Institute of Technology, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"VSSAD Group, Intel Corporation, Malaysia","institution_ids":["https://openalex.org/I4210142644"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":102,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"406","last_page":"417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.810928225517273},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6975668668746948},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6599524021148682},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6491260528564453},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.6280364990234375},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6082113981246948},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5697659254074097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5293933749198914},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.492813378572464},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4462573826313019},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41080084443092346},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27953702211380005},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10019189119338989},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07080402970314026}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.810928225517273},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6975668668746948},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6599524021148682},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6491260528564453},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.6280364990234375},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6082113981246948},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5697659254074097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5293933749198914},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.492813378572464},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4462573826313019},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41080084443092346},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27953702211380005},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10019189119338989},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07080402970314026}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2011.5749747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.353.9916","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.353.9916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csg.csail.mit.edu/pubs/memos/Memo-505/memo505.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1513692385","https://openalex.org/W2022128349","https://openalex.org/W2026320578","https://openalex.org/W2097117297","https://openalex.org/W2108204620","https://openalex.org/W2119160628","https://openalex.org/W2128258670","https://openalex.org/W2130080799","https://openalex.org/W2134470641","https://openalex.org/W2138632913","https://openalex.org/W2161115325","https://openalex.org/W2161522487","https://openalex.org/W2211049932","https://openalex.org/W3137094666","https://openalex.org/W4244320099","https://openalex.org/W4246456676","https://openalex.org/W4251534053","https://openalex.org/W6630752070"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2258948885","https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2102140193","https://openalex.org/W2001031944","https://openalex.org/W2085237598","https://openalex.org/W2006835125","https://openalex.org/W2159870643","https://openalex.org/W2182859437"],"abstract_inverted_index":{"In":[0],"this":[1,38],"paper":[2],"we":[3],"present":[4,62],"the":[5,33,46,78],"HAsim":[6,9],"FPGA-accelerated":[7],"simulator.":[8],"is":[10],"able":[11],"to":[12,57,73],"model":[13],"a":[14,28,58,63,75],"shared-memory":[15],"multicore":[16],"system":[17],"including":[18,40],"detailed":[19],"core":[20,47],"pipelines,":[21],"cache":[22],"hierarchy,":[23],"and":[24,49,61],"on-chip":[25,50],"network,":[26],"using":[27],"single":[29],"FPGA.":[30],"We":[31,52],"describe":[32],"scaling":[34],"techniques":[35],"that":[36,66],"make":[37],"possible,":[39],"novel":[41],"uses":[42],"of":[43],"time-multiplexing":[44],"in":[45,77],"pipeline":[48],"network.":[51],"compare":[53],"our":[54],"time-multiplexed":[55],"approach":[56],"direct":[59],"implementation,":[60],"case":[64],"study":[65],"motivates":[67],"why":[68],"high-detail":[69],"simulations":[70],"should":[71],"continue":[72],"play":[74],"role":[76],"architectural":[79],"exploration":[80],"process.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":12},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":12},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":7}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}