{"id":"https://openalex.org/W2155551886","doi":"https://doi.org/10.1109/hpca.2011.5749716","title":"Relaxing non-volatility for fast and energy-efficient STT-RAM caches","display_name":"Relaxing non-volatility for fast and energy-efficient STT-RAM caches","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2155551886","doi":"https://doi.org/10.1109/hpca.2011.5749716","mag":"2155551886"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036957945","display_name":"Clinton W. Smullen","orcid":"https://orcid.org/0000-0001-8272-2848"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Clinton W. Smullen","raw_affiliation_strings":["Department of Computer Science and, University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015546553","display_name":"Vidyabhushan Mohan","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vidyabhushan Mohan","raw_affiliation_strings":["Department of Computer Science and, University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035312710","display_name":"Anurag Nigam","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anurag Nigam","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078748445","display_name":"Sudhanva Gurumurthi","orcid":"https://orcid.org/0000-0002-1740-7304"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhanva Gurumurthi","raw_affiliation_strings":["Department of Computer Science and, University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068766978","display_name":"Mircea R. Stan","orcid":"https://orcid.org/0000-0003-0577-9976"},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mircea R. Stan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Virginia, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5036957945"],"corresponding_institution_ids":["https://openalex.org/I51556381"],"apc_list":null,"apc_paid":null,"fwci":41.2927,"has_fulltext":false,"cited_by_count":393,"citation_normalized_percentile":{"value":0.99911393,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"50","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8200228214263916},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7584831714630127},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7115540504455566},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5944823026657104},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.5299690365791321},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5246096849441528},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4966481328010559},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49379023909568787},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4894915819168091},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.48750850558280945},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4213588237762451},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4110633134841919},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4100706875324249},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3923591375350952},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3890994191169739},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3036257326602936}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8200228214263916},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7584831714630127},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7115540504455566},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5944823026657104},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.5299690365791321},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5246096849441528},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4966481328010559},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49379023909568787},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4894915819168091},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.48750850558280945},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4213588237762451},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4110633134841919},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4100706875324249},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3923591375350952},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3890994191169739},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3036257326602936},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2011.5749716","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749716","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.295.8425","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.295.8425","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.virginia.edu/~vm9u/files/RelaxingNV.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1479699553","https://openalex.org/W1975904824","https://openalex.org/W1988664198","https://openalex.org/W2001129790","https://openalex.org/W2005522813","https://openalex.org/W2042076387","https://openalex.org/W2044206819","https://openalex.org/W2048588974","https://openalex.org/W2050870805","https://openalex.org/W2064977311","https://openalex.org/W2081125524","https://openalex.org/W2084007230","https://openalex.org/W2098040113","https://openalex.org/W2102449048","https://openalex.org/W2105102111","https://openalex.org/W2118870365","https://openalex.org/W2136316949","https://openalex.org/W2153378664","https://openalex.org/W2169875292","https://openalex.org/W2464177207","https://openalex.org/W3150909204","https://openalex.org/W6628738999","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W4235980920","https://openalex.org/W3109940112","https://openalex.org/W3133379968","https://openalex.org/W2074922484","https://openalex.org/W2441908667","https://openalex.org/W3004383742","https://openalex.org/W2022937429","https://openalex.org/W2740721113","https://openalex.org/W4293182484"],"abstract_inverted_index":{"Spin-Transfer":[0],"Torque":[1],"RAM":[2],"(STT-RAM)":[3],"is":[4,11],"an":[5],"emerging":[6],"non-volatile":[7],"memory":[8,15,32],"technology":[9],"that":[10,16,107],"a":[12,26,79,96,100,108,119],"potential":[13],"universal":[14],"could":[17],"replace":[18],"SRAM":[19],"in":[20],"processor":[21,76],"caches.":[22,85],"This":[23],"paper":[24],"presents":[25],"novel":[27],"approach":[28],"for":[29,99],"redesigning":[30],"STT-RAM":[31,89,110,128],"cells":[33],"to":[34,68],"reduce":[35],"the":[36,46,51,55,59,114,139],"high":[37],"dynamic":[38],"energy":[39,116],"and":[40,71,83,130],"slow":[41],"write":[42,60],"latencies.":[43],"We":[44,73,105],"lower":[45],"retention":[47,88],"time":[48],"by":[49,142],"reducing":[50,58,138],"planar":[52],"area":[53],"of":[54,81,122],"cell,":[56],"thereby":[57],"current,":[61],"which":[62],"we":[63,93],"then":[64],"use":[65],"with":[66,126],"CACTI":[67],"design":[69,121],"caches":[70,125,132],"memories.":[72],"simulate":[74],"quad-core":[75],"designs":[77],"using":[78],"combination":[80],"SRAM-":[82],"STT-RAM-based":[84],"Since":[86],"ultra-low":[87],"may":[90],"lose":[91],"data,":[92],"also":[94],"provide":[95],"preliminary":[97],"evaluation":[98],"simple,":[101],"DRAM-style":[102],"refresh":[103],"policy.":[104],"found":[106],"pure":[109],"cache":[111],"hierarchy":[112],"provides":[113],"best":[115],"efficiency,":[117],"though":[118],"hybrid":[120],"SRAM-based":[123],"L1":[124],"reduced-retention":[127],"L2":[129],"L3":[131],"eliminates":[133],"performance":[134],"loss":[135],"while":[136],"still":[137],"energy-delay":[140],"product":[141],"more":[143],"than":[144],"70%.":[145]},"counts_by_year":[{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":9},{"year":2021,"cited_by_count":15},{"year":2020,"cited_by_count":20},{"year":2019,"cited_by_count":35},{"year":2018,"cited_by_count":31},{"year":2017,"cited_by_count":43},{"year":2016,"cited_by_count":51},{"year":2015,"cited_by_count":48},{"year":2014,"cited_by_count":37},{"year":2013,"cited_by_count":40},{"year":2012,"cited_by_count":21}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}