{"id":"https://openalex.org/W2118366091","doi":"https://doi.org/10.1109/hpca.2011.5749715","title":"Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors","display_name":"Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2118366091","doi":"https://doi.org/10.1109/hpca.2011.5749715","mag":"2118366091"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044049776","display_name":"Hamid Ghasemi","orcid":"https://orcid.org/0000-0001-5305-3331"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hamid Reza Ghasemi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029182703","display_name":"Stark C. Draper","orcid":"https://orcid.org/0000-0001-8100-5599"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stark C. Draper","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"[Dept. of Electrical and Computer Engineering, University of Wisconsin-Madison]","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5044049776"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":3.1796,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.92333617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"38","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.708714485168457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5428933501243591},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5341054201126099},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4804632067680359},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4701511859893799},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.362727552652359},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28075408935546875},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12134683132171631},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0842035710811615}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.708714485168457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5428933501243591},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5341054201126099},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4804632067680359},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4701511859893799},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.362727552652359},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28075408935546875},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12134683132171631},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0842035710811615},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2011.5749715","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749715","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1567324233","https://openalex.org/W1593348080","https://openalex.org/W1606011634","https://openalex.org/W2023856022","https://openalex.org/W2042885725","https://openalex.org/W2052778063","https://openalex.org/W2058679903","https://openalex.org/W2067168777","https://openalex.org/W2067392247","https://openalex.org/W2081379617","https://openalex.org/W2098278566","https://openalex.org/W2102088355","https://openalex.org/W2108911707","https://openalex.org/W2109824347","https://openalex.org/W2119306084","https://openalex.org/W2120635877","https://openalex.org/W2122497527","https://openalex.org/W2127190809","https://openalex.org/W2128377660","https://openalex.org/W2132357267","https://openalex.org/W2136444750","https://openalex.org/W2145191373","https://openalex.org/W2146999492","https://openalex.org/W2154596969","https://openalex.org/W2161197576","https://openalex.org/W2164264749","https://openalex.org/W3148792909","https://openalex.org/W4238002809","https://openalex.org/W4240262711","https://openalex.org/W4255298641","https://openalex.org/W6636004210","https://openalex.org/W6655490732","https://openalex.org/W6667544498","https://openalex.org/W6679062542","https://openalex.org/W6682488519"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W3211992815","https://openalex.org/W2119025037"],"abstract_inverted_index":{"To":[0],"date":[1],"dynamic":[2],"voltage/frequency":[3,139],"scaling":[4,34],"(DVFS)":[5],"has":[6],"been":[7],"one":[8],"of":[9,22,58,82,113,146],"the":[10,20,56,70,77,83,95,110,120,134,142,159,169,174],"most":[11],"successful":[12],"power-reduction":[13],"techniques.":[14],"However,":[15,65],"ever-increasing":[16],"process":[17,53],"variability":[18],"reduces":[19],"reliability":[21],"static":[23],"random":[24],"access":[25],"memory":[26,67],"(SRAM)":[27],"at":[28,137],"low":[29],"voltages.":[30],"This":[31],"limits":[32],"voltage":[33,39],"to":[35,52,87,94],"a":[36,148],"minimum":[37],"operating":[38,140],"(V":[40],"<sub":[41,61,79,128,165],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[42,62,80,129,166],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DDMIN</sub>":[43,63,81,130,167],").":[44],"Larger":[45],"SRAM":[46,91,123],"cells,":[47],"that":[48,107,136],"are":[49],"less":[50],"sensitive":[51],"variability,":[54],"allow":[55],"use":[57,88],"lower":[59,138],"V":[60,78,127,164],".":[64],"large-scale":[66],"structures,":[68],"e.g.,":[69],"last-level":[71],"cache":[72],"(LLC)":[73],"(that":[74],"often":[75],"determines":[76],"processor),":[84],"cannot":[85],"afford":[86],"such":[89],"large":[90],"cells":[92],"due":[93],"die":[96],"area":[97,178],"constraint.":[98],"In":[99],"this":[100],"paper":[101],"we":[102],"propose":[103],"low-voltage":[104],"LLC":[105,150,156,176],"architectures":[106,157],"exploit":[108],"1)":[109],"DVFS":[111],"characteristics":[112],"workloads":[114],"running":[115],"on":[116],"high-performance":[117],"processors,":[118],"2)":[119],"trade-off":[121],"between":[122],"cell":[124,177],"size":[125],"and":[126,132,163],",":[131],"3)":[133],"fact":[135],"states":[141],"negative":[143],"performance":[144,162],"impact":[145],"having":[147],"smaller":[149],"capacity":[151],"is":[152],"reduced.":[153],"Our":[154],"proposed":[155],"provide":[158],"same":[160],"maximum":[161],"as":[168],"conventional":[170],"architecture,":[171],"while":[172],"reducing":[173],"total":[175],"by":[179],"15%-19%":[180],"with":[181],"negligible":[182],"average":[183],"runtime":[184],"increase.":[185]},"counts_by_year":[{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":4},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}