{"id":"https://openalex.org/W2104778242","doi":"https://doi.org/10.1109/hpca.2011.5749713","title":"Fg-STP: Fine-Grain Single Thread Partitioning on Multicores","display_name":"Fg-STP: Fine-Grain Single Thread Partitioning on Multicores","publication_year":2011,"publication_date":"2011-02-01","ids":{"openalex":"https://openalex.org/W2104778242","doi":"https://doi.org/10.1109/hpca.2011.5749713","mag":"2104778242"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2011.5749713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/15648","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040965217","display_name":"Rakesn Ranjan","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Rakesn Ranjan","raw_affiliation_strings":["Universitat Politecnica de Catalunya, Spain","Intel Barcelona Res. Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Intel Barcelona Res. Center","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001303924","display_name":"Fernando Latorre","orcid":"https://orcid.org/0009-0004-6313-6471"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fernando Latorre","raw_affiliation_strings":["Intel Barcelona Research Center, Spain","Intel Barcelona Res. Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Spain","institution_ids":[]},{"raw_affiliation_string":"Intel Barcelona Res. Center","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053751999","display_name":"Pedro Marcuello","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pedro Marcuello","raw_affiliation_strings":["Intel Barcelona Research Center, Spain","Intel Barcelona Res. Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Barcelona Research Center, Spain","institution_ids":[]},{"raw_affiliation_string":"Intel Barcelona Res. Center","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100733331","display_name":"Antonio Gonz\u00e1lez","orcid":"https://orcid.org/0000-0002-0009-0996"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Antonio Gonzalez","raw_affiliation_strings":["Universitat Politecnica de Catalunya, Spain","Intel Barcelona Res. Center"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universitat Politecnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Intel Barcelona Res. Center","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"10","issue":null,"first_page":"15","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8072535991668701},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7172335386276245},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.6894291639328003},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6515923738479614},{"id":"https://openalex.org/keywords/granularity","display_name":"Granularity","score":0.6128566861152649},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5754668712615967},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5740401148796082},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5387452840805054},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5175939798355103},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5166571140289307},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.4723309874534607},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34047427773475647},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.250971257686615}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8072535991668701},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7172335386276245},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.6894291639328003},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6515923738479614},{"id":"https://openalex.org/C177774035","wikidata":"https://www.wikidata.org/wiki/Q1246948","display_name":"Granularity","level":2,"score":0.6128566861152649},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5754668712615967},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5740401148796082},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5387452840805054},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5175939798355103},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5166571140289307},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.4723309874534607},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34047427773475647},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.250971257686615}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2011.5749713","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2011.5749713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/185757","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/15648","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/185757","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/15648","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1490151328","https://openalex.org/W1868432933","https://openalex.org/W1982812416","https://openalex.org/W2002549773","https://openalex.org/W2019079709","https://openalex.org/W2030458955","https://openalex.org/W2059807497","https://openalex.org/W2064909421","https://openalex.org/W2084619442","https://openalex.org/W2092052680","https://openalex.org/W2103224933","https://openalex.org/W2114067856","https://openalex.org/W2114421447","https://openalex.org/W2125340270","https://openalex.org/W2133476421","https://openalex.org/W2142501881","https://openalex.org/W2149075803","https://openalex.org/W2155410188","https://openalex.org/W2164868807","https://openalex.org/W2167556016","https://openalex.org/W2296006986","https://openalex.org/W2534513754","https://openalex.org/W3142830919","https://openalex.org/W3148484433","https://openalex.org/W4235422668","https://openalex.org/W4238511178","https://openalex.org/W4244227015","https://openalex.org/W4245632002","https://openalex.org/W4245971498","https://openalex.org/W4252176599","https://openalex.org/W4252866958","https://openalex.org/W4384824960","https://openalex.org/W6677084613","https://openalex.org/W6792762214","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2118532220","https://openalex.org/W4240807263","https://openalex.org/W2913446311","https://openalex.org/W1532726325","https://openalex.org/W2354938433","https://openalex.org/W3142147837","https://openalex.org/W2115561485","https://openalex.org/W2150450196","https://openalex.org/W2133675875","https://openalex.org/W1558769186"],"abstract_inverted_index":{"Power":[0],"and":[1,96,120,138,151,189,203],"complexity":[2],"issues":[3],"have":[4],"led":[5],"the":[6,22,41,89,94,99,124,128,133,144,158],"microprocessor":[7],"industry":[8],"to":[9,11,16,19,34,37,52,74,160,183],"shift":[10],"Chip":[12],"Multiprocessors":[13],"in":[14,108],"order":[15],"be":[17,35],"able":[18,36],"better":[20],"utilize":[21],"additional":[23],"transistors":[24],"ensured":[25],"by":[26,84,187],"Moore's":[27],"law.":[28],"While":[29],"parallel":[30],"programs":[31],"are":[32,49,103,155,177],"going":[33],"take":[38],"most":[39],"of":[40,43,71,91,98,127,147],"advantage":[42,70],"these":[44],"CMPs,":[45],"single":[46,81,185],"thread":[47,82,186],"applications":[48],"not":[50],"equipped":[51],"benefit":[53],"from":[54,140],"them.":[55],"In":[56],"this":[57],"paper":[58],"we":[59],"propose":[60],"Fine-Grain":[61],"Single-Thread":[62],"Partitioning":[63],"(Fg-STP),":[64],"a":[65,114],"hardware-only":[66,195],"scheme":[67],"that":[68,117],"takes":[69],"CMP":[72,207],"designs":[73],"speedup":[75,184],"single-threaded":[76],"applications.":[77],"Our":[78],"proposal":[79],"improves":[80],"performance":[83],"reconfiguring":[85],"two":[86],"cores":[87,102,107],"with":[88,157],"aim":[90],"collaborating":[92],"on":[93,123,143,164,191,200],"fetching":[95],"execution":[97,110],"instructions.":[100],"These":[101,153,179],"basically":[104],"conventional":[105],"out-of-order":[106],"which":[109],"is":[111],"orchestrated":[112],"using":[113],"dedicated":[115],"hardware":[116],"has":[118],"minimum":[119],"localized":[121],"impact":[122],"original":[125],"design":[126],"cores.":[129],"This":[130],"approach":[131],"partitions":[132],"code":[134],"at":[135],"instruction":[136,166],"granularity":[137],"differs":[139],"previous":[141],"proposals":[142],"extensive":[145],"use":[146],"dependence":[148],"speculation,":[149],"replication":[150],"communication.":[152],"features":[154],"combined":[156],"ability":[159],"look":[161],"for":[162,209],"parallelism":[163],"large":[165],"windows":[167],"without":[168],"any":[169],"software":[170],"intervention":[171],"(no":[172],"re-compilation":[173],"or":[174],"profiling":[175],"hints":[176],"needed).":[178],"characteristics":[180],"allow":[181],"Fg-STP":[182],"18%":[188],"7%":[190],"average":[192],"over":[193],"similar":[194],"approaches":[196],"like":[197],"Core":[198],"Fusion,":[199],"medium":[201],"sized":[202,205],"small":[204],"2-core":[206],"respectively":[208],"Spec":[210],"2006":[211],"benchmarks.":[212]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}