{"id":"https://openalex.org/W2047043979","doi":"https://doi.org/10.1109/hpca.2009.4798261","title":"Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy","display_name":"Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy","publication_year":2009,"publication_date":"2009-02-01","ids":{"openalex":"https://openalex.org/W2047043979","doi":"https://doi.org/10.1109/hpca.2009.4798261","mag":"2047043979"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2009.4798261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2009.4798261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087968541","display_name":"Niti Madan","orcid":"https://orcid.org/0009-0009-0109-4882"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Niti Madan","raw_affiliation_strings":["School of Computing, University of Utah, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"School of Computing, University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066116668","display_name":"Li Zhao","orcid":"https://orcid.org/0000-0003-2956-3539"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Li Zhao","raw_affiliation_strings":["System Technology Laboratory, Intel Corporation, India","System Technology Lab, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"System Technology Laboratory, Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"System Technology Lab, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034067036","display_name":"Naveen Muralimanohar","orcid":null},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Muralimanohar","raw_affiliation_strings":["School of Computing, University of Utah, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"School of Computing, University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015490199","display_name":"Aniruddha N. Udipi","orcid":"https://orcid.org/0009-0000-8282-211X"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aniruddha Udipi","raw_affiliation_strings":["School of Computing, University of Utah, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"School of Computing, University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087056095","display_name":"Rajeev Balasubramonian","orcid":"https://orcid.org/0009-0009-4093-5904"},"institutions":[{"id":"https://openalex.org/I223532165","display_name":"University of Utah","ror":"https://ror.org/03r0ha626","country_code":"US","type":"education","lineage":["https://openalex.org/I223532165"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajeev Balasubramonian","raw_affiliation_strings":["School of Computing, University of Utah, USA","[School of Computing, University of Utah, USA]"],"affiliations":[{"raw_affiliation_string":"School of Computing, University of Utah, USA","institution_ids":["https://openalex.org/I223532165"]},{"raw_affiliation_string":"[School of Computing, University of Utah, USA]","institution_ids":["https://openalex.org/I223532165"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102849990","display_name":"Ravishankar Iyer","orcid":"https://orcid.org/0000-0001-5383-9561"},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Ravishankar Iyer","raw_affiliation_strings":["System Technology Laboratory, Intel Corporation, India","System Technology Lab, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"System Technology Laboratory, Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"System Technology Lab, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010737897","display_name":"Srihari Makineni","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Srihari Makineni","raw_affiliation_strings":["System Technology Laboratory, Intel Corporation, India","System Technology Lab, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"System Technology Laboratory, Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"System Technology Lab, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109864648","display_name":"Donald Newell","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Donald Newell","raw_affiliation_strings":["System Technology Laboratory, Intel Corporation, India","System Technology Lab, Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"System Technology Laboratory, Intel Corporation, India","institution_ids":["https://openalex.org/I4210146682"]},{"raw_affiliation_string":"System Technology Lab, Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5087968541"],"corresponding_institution_ids":["https://openalex.org/I223532165"],"apc_list":null,"apc_paid":null,"fwci":11.2264,"has_fulltext":false,"cited_by_count":75,"citation_normalized_percentile":{"value":0.9861219,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"262","last_page":"274"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7937544584274292},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7702300548553467},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.6357278823852539},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6326284408569336},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6201041340827942},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.5556198358535767},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.5126966238021851},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.49942612648010254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.494566410779953},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4880134165287018},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.473980575799942},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47384124994277954},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.45266589522361755},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44892311096191406},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.41733431816101074},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.36142200231552124},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20615360140800476},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09239524602890015}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7937544584274292},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7702300548553467},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.6357278823852539},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6326284408569336},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6201041340827942},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.5556198358535767},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.5126966238021851},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49942612648010254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.494566410779953},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4880134165287018},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.473980575799942},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47384124994277954},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.45266589522361755},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44892311096191406},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.41733431816101074},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.36142200231552124},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20615360140800476},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09239524602890015}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2009.4798261","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2009.4798261","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.140.2390","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2390","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utah.edu/~rajeev/pubs/hpca09b.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":59,"referenced_works":["https://openalex.org/W1973468635","https://openalex.org/W1978187377","https://openalex.org/W1987131925","https://openalex.org/W1998310976","https://openalex.org/W2005646196","https://openalex.org/W2035843421","https://openalex.org/W2051265155","https://openalex.org/W2052839611","https://openalex.org/W2090776550","https://openalex.org/W2100416723","https://openalex.org/W2100799944","https://openalex.org/W2102387714","https://openalex.org/W2105102111","https://openalex.org/W2110399624","https://openalex.org/W2112605786","https://openalex.org/W2114591121","https://openalex.org/W2117324528","https://openalex.org/W2117816012","https://openalex.org/W2122636510","https://openalex.org/W2125357468","https://openalex.org/W2126372249","https://openalex.org/W2131413854","https://openalex.org/W2131560273","https://openalex.org/W2135489208","https://openalex.org/W2139239342","https://openalex.org/W2139730616","https://openalex.org/W2142033140","https://openalex.org/W2143515003","https://openalex.org/W2143773524","https://openalex.org/W2147796461","https://openalex.org/W2150124941","https://openalex.org/W2153215457","https://openalex.org/W2154702295","https://openalex.org/W2154857344","https://openalex.org/W2157134596","https://openalex.org/W2160428323","https://openalex.org/W2164988937","https://openalex.org/W2166213383","https://openalex.org/W2167848093","https://openalex.org/W2170806963","https://openalex.org/W2171164959","https://openalex.org/W2243416539","https://openalex.org/W3139689176","https://openalex.org/W3145579537","https://openalex.org/W4235489013","https://openalex.org/W4235990555","https://openalex.org/W4245173209","https://openalex.org/W4248800093","https://openalex.org/W4250401973","https://openalex.org/W4255387252","https://openalex.org/W4255616683","https://openalex.org/W6663206060","https://openalex.org/W6675104900","https://openalex.org/W6675224354","https://openalex.org/W6680835552","https://openalex.org/W6680960445","https://openalex.org/W6682540009","https://openalex.org/W6684301617","https://openalex.org/W6690457156"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2404820046","https://openalex.org/W2399041033","https://openalex.org/W2162744059","https://openalex.org/W2088347047","https://openalex.org/W3140186264","https://openalex.org/W2072955902","https://openalex.org/W1576527819","https://openalex.org/W2397009038"],"abstract_inverted_index":{"Cache":[0],"hierarchies":[1],"in":[2,10,139,157],"future":[3],"many-core":[4],"processors":[5],"are":[6,122],"expected":[7],"to":[8,45,76,151],"grow":[9],"size":[11],"and":[12,21,35,40,69,97,112],"contribute":[13],"a":[14,28,55,95,100],"large":[15],"fraction":[16],"of":[17,49,63,67,74,83,115,131],"overall":[18],"processor":[19,96],"power":[20,111],"performance.":[22],"In":[23],"this":[24,140],"paper,":[25],"we":[26,88],"postulate":[27],"3D":[29],"chip":[30],"design":[31,59],"that":[32,60,99,107],"stacks":[33],"SRAM":[34,75],"DRAM":[36,68],"upon":[37],"processing":[38],"cores":[39],"employs":[41],"OS-based":[42],"page":[43],"coloring":[44],"minimize":[46],"horizontal":[47],"communication":[48,91],"cache":[50,58,145],"data.":[51],"We":[52],"then":[53],"propose":[54],"heterogeneous":[56],"reconfigurable":[57,144],"takes":[61],"advantage":[62],"the":[64,70,79,90,110,116,135],"high":[65],"density":[66],"superior":[71],"power/delay":[72],"characteristics":[73],"efficiently":[77],"meet":[78],"working":[80],"set":[81],"demands":[82],"each":[84,124],"individual":[85],"core.":[86],"Finally,":[87],"analyze":[89],"patterns":[92],"for":[93],"such":[94],"show":[98],"tree":[101],"topology":[102],"is":[103,126],"an":[104],"ideal":[105],"fit":[106],"significantly":[108],"reduces":[109],"latency":[113],"requirements":[114],"on-chip":[117],"network.":[118],"The":[119,142],"above":[120],"proposals":[121],"synergistic:":[123],"proposal":[125],"made":[127],"more":[128],"compelling":[129],"because":[130],"its":[132],"combination":[133],"with":[134,154],"other":[136],"innovations":[137],"described":[138],"paper.":[141],"proposed":[143],"model":[146],"improves":[147],"performance":[148],"by":[149],"up":[150],"19%":[152],"along":[153],"48%":[155],"savings":[156],"network":[158],"power.":[159]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":8}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}