{"id":"https://openalex.org/W2163554928","doi":"https://doi.org/10.1109/hpca.2008.4658652","title":"An OS-based alternative to full hardware coherence on tiled CMPs","display_name":"An OS-based alternative to full hardware coherence on tiled CMPs","publication_year":2008,"publication_date":"2008-02-01","ids":{"openalex":"https://openalex.org/W2163554928","doi":"https://doi.org/10.1109/hpca.2008.4658652","mag":"2163554928"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2008.4658652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2008.4658652","pdf_url":null,"source":{"id":"https://openalex.org/S4210184388","display_name":"Proceedings - International Symposium on High-Performance Computer Architecture/Proceedings","issn_l":"1530-0897","issn":["1530-0897","2378-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012290201","display_name":"Christian Fensch","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christian Fensch","raw_affiliation_strings":["School of Informatics, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Informatics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090902844","display_name":"Marcelo Cintra","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Marcelo Cintra","raw_affiliation_strings":["School of Informatics, University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Informatics, University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":7.2518,"has_fulltext":false,"cited_by_count":57,"citation_normalized_percentile":{"value":0.97491879,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"355","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8649107217788696},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.6534403562545776},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.586109459400177},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5675698518753052},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5465240478515625},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5284136533737183},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.49964237213134766},{"id":"https://openalex.org/keywords/mesif-protocol","display_name":"MESIF protocol","score":0.4799949824810028},{"id":"https://openalex.org/keywords/directory","display_name":"Directory","score":0.4354689121246338},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41466760635375977},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4041277766227722},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.38400691747665405},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34996676445007324},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3493380546569824},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.3484340310096741}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8649107217788696},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.6534403562545776},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.586109459400177},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5675698518753052},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5465240478515625},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5284136533737183},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.49964237213134766},{"id":"https://openalex.org/C199979278","wikidata":"https://www.wikidata.org/wiki/Q263221","display_name":"MESIF protocol","level":5,"score":0.4799949824810028},{"id":"https://openalex.org/C2777683733","wikidata":"https://www.wikidata.org/wiki/Q201456","display_name":"Directory","level":2,"score":0.4354689121246338},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41466760635375977},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4041277766227722},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.38400691747665405},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34996676445007324},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3493380546569824},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.3484340310096741}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2008.4658652","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2008.4658652","pdf_url":null,"source":{"id":"https://openalex.org/S4210184388","display_name":"Proceedings - International Symposium on High-Performance Computer Architecture/Proceedings","issn_l":"1530-0897","issn":["1530-0897","2378-203X"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.135.5529","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.135.5529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.inf.ed.ac.uk/publications/online/1238.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"display_name":"Partnerships for the goals","id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W51427095","https://openalex.org/W1542985837","https://openalex.org/W1569032152","https://openalex.org/W1978187377","https://openalex.org/W1991824795","https://openalex.org/W2012252449","https://openalex.org/W2022740893","https://openalex.org/W2052839611","https://openalex.org/W2100720297","https://openalex.org/W2114995630","https://openalex.org/W2117324528","https://openalex.org/W2122718561","https://openalex.org/W2126372249","https://openalex.org/W2133373086","https://openalex.org/W2134131177","https://openalex.org/W2140455011","https://openalex.org/W2141969311","https://openalex.org/W2143515003","https://openalex.org/W2144458031","https://openalex.org/W2145021036","https://openalex.org/W2145252892","https://openalex.org/W2147345262","https://openalex.org/W2148954445","https://openalex.org/W2150007533","https://openalex.org/W2151384504","https://openalex.org/W2152056423","https://openalex.org/W2156275124","https://openalex.org/W2159451750","https://openalex.org/W2168140664","https://openalex.org/W2170595908","https://openalex.org/W2170987128","https://openalex.org/W2243416539","https://openalex.org/W2911669905","https://openalex.org/W3037400979","https://openalex.org/W4234177455","https://openalex.org/W4236272793","https://openalex.org/W4238549726","https://openalex.org/W4244034697","https://openalex.org/W4244452576","https://openalex.org/W4248342989","https://openalex.org/W4248800093","https://openalex.org/W4255229080","https://openalex.org/W4255387252","https://openalex.org/W6632419953","https://openalex.org/W6634019501","https://openalex.org/W6690457156","https://openalex.org/W6826581013","https://openalex.org/W6829597191"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W2584505417","https://openalex.org/W4285204597","https://openalex.org/W1555453305","https://openalex.org/W3193874149","https://openalex.org/W2987765027","https://openalex.org/W2290179447","https://openalex.org/W2123859627","https://openalex.org/W1993010599","https://openalex.org/W3139889547"],"abstract_inverted_index":{"The":[0,77],"interconnect":[1],"mechanisms":[2],"(shared":[3],"bus":[4],"or":[5],"crossbar)":[6],"used":[7],"in":[8,126],"current":[9],"chip-multiprocessors":[10],"(CMPs)":[11],"are":[12],"expected":[13],"to":[14,24,56,66,90,186],"become":[15],"a":[16,25,41,62,121,163],"bottleneck":[17],"that":[18,71,86,103,172],"prevents":[19],"these":[20],"architectures":[21],"from":[22],"scaling":[23],"larger":[26],"number":[27],"of":[28,88,117,124,133],"cores.":[29],"Tiled":[30],"CMPs":[31],"offer":[32],"better":[33],"scalability":[34],"by":[35],"integrating":[36],"relatively":[37],"simple":[38],"cores":[39],"with":[40,99,159],"lightweight":[42],"point-to-point":[43],"interconnect.":[44],"However,":[45],"such":[46],"interconnects":[47],"make":[48],"snooping":[49],"impractical":[50],"and,":[51],"thus,":[52],"require":[53],"alternative":[54],"solutions":[55],"cache":[57,75,107,166,188],"coherence.":[58,76],"This":[59],"paper":[60],"proposes":[61],"novel,":[63],"cost-effective":[64],"mechanism":[65,79],"support":[67,101],"shared-memory":[68],"parallel":[69],"applications":[70],"forgoes":[72],"hardware":[73,104],"maintained":[74],"proposed":[78,144],"is":[80,93,176],"based":[81],"on":[82,148,183],"the":[83,96,127,143,149,173,187],"key":[84],"ideas":[85],"mapping":[87,128],"lines":[89],"physical":[91,139],"caches":[92,161],"done":[94],"at":[95],"page":[97],"level":[98,132],"OS":[100],"and":[102,115,119,138,153,162,181,196],"supports":[105],"remote":[106],"accesses.":[108],"It":[109],"allows":[110],"only":[111],"some":[112],"controlled":[113],"migration":[114],"replication":[116],"data":[118],"provides":[120],"sufficient":[122],"degree":[123],"flexibility":[125],"through":[129],"an":[130],"extra":[131],"indirection":[134],"between":[135],"virtual":[136],"pages":[137],"tiles.":[140],"We":[141],"evaluate":[142],"tiled":[145],"CMP":[146],"architecture":[147,190],"Splash-2":[150],"scientific":[151],"benchmarks":[152,156,193],"ALPBench":[154],"multimedia":[155],"against":[157],"one":[158],"private":[160],"distributed":[164],"directory":[165],"coherence":[167],"mechanism.":[168],"Experimental":[169],"results":[170],"show":[171],"performance":[174],"degradation":[175],"as":[177,179],"little":[178],"0%,":[180],"16%":[182],"average,":[184],"compared":[185],"coherent":[189],"across":[191],"all":[192],"for":[194],"16":[195],"32":[197],"processors.":[198]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":5}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}