{"id":"https://openalex.org/W1499338403","doi":"https://doi.org/10.1109/hpca.2006.1598117","title":"Chip-multiprocessing and Beyond","display_name":"Chip-multiprocessing and Beyond","publication_year":2006,"publication_date":"2006-03-21","ids":{"openalex":"https://openalex.org/W1499338403","doi":"https://doi.org/10.1109/hpca.2006.1598117","mag":"1499338403"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2006.1598117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091704449","display_name":"Per Stenstr\u00f6m","orcid":"https://orcid.org/0000-0002-7441-8245"},"institutions":[{"id":"https://openalex.org/I66862912","display_name":"Chalmers University of Technology","ror":"https://ror.org/040wg7k59","country_code":"SE","type":"education","lineage":["https://openalex.org/I66862912"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"P. Stenstrom","raw_affiliation_strings":["Chalmers University of Technology, Goteborg, Sweden","Chalmers University of Technology, Goteborg Sweden"],"affiliations":[{"raw_affiliation_string":"Chalmers University of Technology, Goteborg, Sweden","institution_ids":["https://openalex.org/I66862912"]},{"raw_affiliation_string":"Chalmers University of Technology, Goteborg Sweden","institution_ids":["https://openalex.org/I66862912"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091704449"],"corresponding_institution_ids":["https://openalex.org/I66862912"],"apc_list":null,"apc_paid":null,"fwci":0.8362,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.70755217,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"109","last_page":"109"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9901000261306763,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9587000012397766,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.798334538936615},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6611686944961548},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6603066921234131},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5573397278785706},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.521914005279541},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4830523133277893},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4759804308414459},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4472893476486206},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.42199188470840454},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.421825110912323},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.4166612923145294},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3987644612789154},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15438112616539001}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.798334538936615},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6611686944961548},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6603066921234131},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5573397278785706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.521914005279541},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4830523133277893},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4759804308414459},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4472893476486206},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.42199188470840454},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.421825110912323},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.4166612923145294},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3987644612789154},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15438112616539001}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2006.1598117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2950520577","https://openalex.org/W2268046897","https://openalex.org/W74409296","https://openalex.org/W2003935582","https://openalex.org/W1554644772","https://openalex.org/W305742777","https://openalex.org/W2940653809","https://openalex.org/W2567390125","https://openalex.org/W2124295435"],"abstract_inverted_index":{"Summary":[0],"form":[1],"only":[2],"given.":[3],"At":[4],"a":[5,36,55,75],"point":[6],"in":[7,208],"time":[8,47],"when":[9],"it":[10,58,157],"is":[11,39,65,82,103,124],"harder":[12],"to":[13,19,24,66,74,83,99,105,192,202],"harvest":[14],"more":[15,93,107,166],"instruction-level":[16],"parallelism":[17,197],"and":[18,90,116,130,175,188],"push":[20],"the":[21,45,68,85,100,111,118,133,142,146,153,170,204,209],"clock":[22],"frequency":[23],"higher":[25,216],"levels,":[26],"industry":[27],"has":[28,162],"opted":[29],"for":[30,165],"integrating":[31],"multiple":[32,72],"processor":[33,89],"cores":[34,53,73,174],"on":[35,54,145],"chip.":[37,119],"It":[38],"an":[40],"attractive":[41],"way":[42],"of":[43,71,110,115,135,173,196,211],"reducing":[44],"verification":[46],"by":[48,92],"simply":[49],"replicating":[50],"moderately":[51],"complex":[52],"chip,":[56],"but":[57],"introduces":[59],"several":[60],"challenges.":[61],"The":[62,79,185],"first":[63],"challenge":[64,81,102,123],"transform":[67],"processing":[69],"power":[70],"high":[76],"application":[77],"performance.":[78,217],"second":[80,101],"bridge":[84],"increasing":[86],"speedgap":[87],"between":[88],"memory":[91,96,178],"elaborate":[94],"on-chip":[95,177,205],"hierarchies.":[97],"Related":[98],"how":[104,125],"make":[106],"effective":[108],"use":[109],"limited":[112],"bandwidth":[113],"out":[114],"into":[117],"A":[120],"third":[121],"cross-cutting":[122],"we":[126],"can":[127],"move":[128],"forward":[129],"yet":[131],"manage":[132,203],"complexity":[134],"billion":[136],"transistor":[137],"chips.":[138],"In":[139],"this":[140],"paper":[141],"author":[143,186],"elaborates":[144],"opportunities":[147],"that":[148,156],"chip-multiprocessing":[149],"offer":[150],"along":[151],"with":[152],"research":[154],"issues":[155],"introduces.":[158],"Even":[159],"if":[160],"multiprocessing":[161],"been":[163],"studied":[164],"than":[167],"two":[168],"decades,":[169],"tight":[171],"integration":[172],"their":[176],"subsystems":[179],"opens":[180],"up":[181],"new":[182,194],"unexplored":[183],"terrains.":[184],"discusses":[187],"reflects":[189],"upon":[190],"approaches":[191,201],"explore":[193],"forms":[195],"as":[198,200],"well":[199],"cache":[206],"hierarchies":[207],"pursuit":[210],"making":[212],"multi-core":[213],"chips":[214],"deliver":[215]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}