{"id":"https://openalex.org/W2133098851","doi":"https://doi.org/10.1109/hpca.2006.1598112","title":"A Decoupled KILO-Instruction Processor","display_name":"A Decoupled KILO-Instruction Processor","publication_year":2006,"publication_date":"2006-03-21","ids":{"openalex":"https://openalex.org/W2133098851","doi":"https://doi.org/10.1109/hpca.2006.1598112","mag":"2133098851"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2006.1598112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://upcommons.upc.edu/bitstream/2117/112374/1/01598112.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074518408","display_name":"Miquel Peric\u00e0s","orcid":"https://orcid.org/0000-0002-7583-6609"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Pericas","raw_affiliation_strings":["Barcelona Supercomputing Center","Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya","Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084390427","display_name":"Adri\u00e1n Cristal","orcid":"https://orcid.org/0000-0003-1277-9296"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"A. Cristal","raw_affiliation_strings":["Barcelona Supercomputing Center","Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"R. Gonzalez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"R. Gonzalez","raw_affiliation_strings":["Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100612822","display_name":"Daniel A. Jim\u00e9nez","orcid":"https://orcid.org/0000-0001-5658-4883"},"institutions":[{"id":"https://openalex.org/I102322142","display_name":"Rutgers, The State University of New Jersey","ror":"https://ror.org/05vt9qd57","country_code":"US","type":"education","lineage":["https://openalex.org/I102322142"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.A. Jimenez","raw_affiliation_strings":["Department of Computer Science, Rutgers University, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Rutgers University, USA","institution_ids":["https://openalex.org/I102322142"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. Valero","raw_affiliation_strings":["Barcelona Supercomputing Center","Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center","institution_ids":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d\u2019 Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Departament d' Arquitectura de Computadors, Universitat Polit\u00e8cnica de Catalunya, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.8066,"has_fulltext":true,"cited_by_count":39,"citation_normalized_percentile":{"value":0.94573643,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8820919394493103},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7666996717453003},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6435583829879761},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5980836749076843},{"id":"https://openalex.org/keywords/out-of-order-execution","display_name":"Out-of-order execution","score":0.5681034326553345},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.5547844767570496},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5274643898010254},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5111876130104065},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5060037970542908},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.47067150473594666},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.42085087299346924},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3968846797943115},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36948084831237793},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28630852699279785},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.14780592918395996}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8820919394493103},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7666996717453003},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6435583829879761},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5980836749076843},{"id":"https://openalex.org/C1793878","wikidata":"https://www.wikidata.org/wiki/Q1153762","display_name":"Out-of-order execution","level":2,"score":0.5681034326553345},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.5547844767570496},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5274643898010254},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5111876130104065},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5060037970542908},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.47067150473594666},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.42085087299346924},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3968846797943115},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36948084831237793},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28630852699279785},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.14780592918395996},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/hpca.2006.1598112","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598112","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/112374","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/112374","pdf_url":"https://upcommons.upc.edu/bitstream/2117/112374/1/01598112.pdf","source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.131.8590","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.8590","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/iel5/10647/33614/01598112.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.204.5726","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.204.5726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.rutgers.edu/%7Edjimenez/pdfs/hpca06-pericasm_kilo.pdf","raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:upcommons.upc.edu:2117/112374","is_oa":true,"landing_page_url":"https://hdl.handle.net/2117/112374","pdf_url":"https://upcommons.upc.edu/bitstream/2117/112374/1/01598112.pdf","source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference report"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4225229823","display_name":"Improving Microarchitectural Performance with Neural Predictors","funder_award_id":"0311091","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320323868","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2133098851.pdf","grobid_xml":"https://content.openalex.org/works/W2133098851.grobid-xml"},"referenced_works_count":37,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W2014271889","https://openalex.org/W2019674193","https://openalex.org/W2034996068","https://openalex.org/W2039088860","https://openalex.org/W2061894527","https://openalex.org/W2099089002","https://openalex.org/W2104225326","https://openalex.org/W2108039095","https://openalex.org/W2112833506","https://openalex.org/W2118859527","https://openalex.org/W2118896605","https://openalex.org/W2123608497","https://openalex.org/W2125203708","https://openalex.org/W2135742449","https://openalex.org/W2147098645","https://openalex.org/W2148004594","https://openalex.org/W2148051985","https://openalex.org/W2149379863","https://openalex.org/W2153456949","https://openalex.org/W2154790323","https://openalex.org/W2156484396","https://openalex.org/W2168307289","https://openalex.org/W2173229352","https://openalex.org/W2173501262","https://openalex.org/W2296196062","https://openalex.org/W2542426564","https://openalex.org/W4232059819","https://openalex.org/W4232096869","https://openalex.org/W4236345830","https://openalex.org/W4237625289","https://openalex.org/W4241271647","https://openalex.org/W4243665729","https://openalex.org/W4244763500","https://openalex.org/W4246178214","https://openalex.org/W4285719527","https://openalex.org/W4292169167"],"related_works":["https://openalex.org/W2111412181","https://openalex.org/W2120628323","https://openalex.org/W2171175484","https://openalex.org/W4255052811","https://openalex.org/W2085872434","https://openalex.org/W2883183116","https://openalex.org/W2026084820","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2562747857"],"abstract_inverted_index":{"Building":[0],"processors":[1,30],"with":[2,55,93],"large":[3,40,56,89],"instruction":[4,41,57,90],"windows":[5,42,58],"has":[6,24],"been":[7,25],"proposed":[8],"as":[9,160],"a":[10,19,62,78,88,122,131,139,146],"mechanism":[11],"for":[12],"overcoming":[13],"the":[14,50,85,100,157],"memory":[15,115,140],"wall,":[16],"but":[17],"finding":[18],"feasible":[20],"and":[21,46,64,76,134,151],"implementable":[22],"design":[23,167],"an":[26],"elusive":[27],"goal.":[28],"Traditional":[29],"are":[31],"composed":[32],"of":[33,44,52,73,87,102],"structures":[34,150],"that":[35,125,144],"do":[36],"not":[37],"scale":[38],"to":[39,61,67,80,83,104],"because":[43],"timing":[45],"power":[47],"constraints.":[48],"However,":[49],"behavior":[51],"programs":[53],"executed":[54],"gives":[59],"rise":[60],"natural":[63],"simple":[65],"alternative":[66],"scaling.":[68],"We":[69,142],"characterize":[70],"this":[71,118],"phenomenon":[72],"execution":[74],"locality":[75,98],"propose":[77,121],"microarchitecture":[79,124],"exploit":[81],"it":[82],"achieve":[84,156],"benefit":[86],"window":[91],"processor":[92,133],"low":[94,108,127],"implementation":[95],"cost.":[96],"Execution":[97],"is":[99],"tendency":[101],"instructions":[103,129,137],"exhibit":[105],"high":[106,135],"or":[107],"latency":[109,128,136],"based":[110],"on":[111,114,130,138],"their":[112],"dependence":[113],"operations.":[116],"In":[117],"paper":[119],"we":[120],"decoupled":[123],"executes":[126],"cache":[132],"processor.":[141],"demonstrate":[143],"such":[145],"design,":[147],"using":[148],"small":[149],"many":[152],"in-order":[153],"components,":[154],"can":[155],"same":[158],"performance":[159],"much":[161],"more":[162],"aggressive":[163],"proposals":[164],"while":[165],"minimizing":[166],"complexity.":[168]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}