{"id":"https://openalex.org/W2130766965","doi":"https://doi.org/10.1109/hpca.2006.1598111","title":"An Approach for Implementing Efficient Superscalar CISC Processors","display_name":"An Approach for Implementing Efficient Superscalar CISC Processors","publication_year":2006,"publication_date":"2006-03-21","ids":{"openalex":"https://openalex.org/W2130766965","doi":"https://doi.org/10.1109/hpca.2006.1598111","mag":"2130766965"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2006.1598111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109635991","display_name":"Shiliang Hu","orcid":null},"institutions":[{"id":"https://openalex.org/I1304256225","display_name":"University of Wisconsin System","ror":"https://ror.org/03ydkyb10","country_code":"US","type":"education","lineage":["https://openalex.org/I1304256225"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shiliang Hu","raw_affiliation_strings":["Department of Computer Sciences, University of Wisconsin, Madison, USA","Dept. of Comput. Sci. Wisconsin Univ., Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Sciences, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Dept. of Comput. Sci. Wisconsin Univ., Madison, WI, USA","institution_ids":["https://openalex.org/I1304256225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013367702","display_name":"Ilhyun Kim","orcid":"https://orcid.org/0000-0003-4718-0590"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ilhyun Kim","raw_affiliation_strings":["Electrical and Computer Engineering, University of Wisconsin, Madison, USA","Intel Corporation, Hillsboro, OR, USA","Intel,,,,,"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel,,,,,","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052869119","display_name":"Mikko H. Lipasti","orcid":"https://orcid.org/0000-0002-8535-9244"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.H. Lipasti","raw_affiliation_strings":["Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017566347","display_name":"James E. Smith","orcid":"https://orcid.org/0000-0001-7908-1859"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J.E. Smith","raw_affiliation_strings":["Electrical and Computer Engineering, University of Wisconsin, Madison, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Wisconsin, Madison, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109635991"],"corresponding_institution_ids":["https://openalex.org/I1304256225","https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":6.6897,"has_fulltext":false,"cited_by_count":48,"citation_normalized_percentile":{"value":0.97203686,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"9","issue":null,"first_page":"40","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8408129811286926},{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.6390044689178467},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5811408162117004},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.5655370354652405},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5574705600738525},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.5476341843605042},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5042065382003784},{"id":"https://openalex.org/keywords/instruction-scheduling","display_name":"Instruction scheduling","score":0.4918835163116455},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4826229512691498},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.4490998089313507},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.4428647458553314},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39234524965286255},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3879427909851074},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35774827003479004},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.32400453090667725},{"id":"https://openalex.org/keywords/dynamic-priority-scheduling","display_name":"Dynamic priority scheduling","score":0.15567344427108765}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8408129811286926},{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.6390044689178467},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5811408162117004},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.5655370354652405},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5574705600738525},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.5476341843605042},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5042065382003784},{"id":"https://openalex.org/C73564150","wikidata":"https://www.wikidata.org/wiki/Q11417093","display_name":"Instruction scheduling","level":5,"score":0.4918835163116455},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4826229512691498},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.4490998089313507},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.4428647458553314},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39234524965286255},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3879427909851074},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35774827003479004},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.32400453090667725},{"id":"https://openalex.org/C107568181","wikidata":"https://www.wikidata.org/wiki/Q5319000","display_name":"Dynamic priority scheduling","level":3,"score":0.15567344427108765},{"id":"https://openalex.org/C119948110","wikidata":"https://www.wikidata.org/wiki/Q7858726","display_name":"Two-level scheduling","level":4,"score":0.0},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2006.1598111","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598111","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"},{"id":"https://openalex.org/F4320313716","display_name":"Canadian Institute of Steel Construction","ror":"https://ror.org/04w9bz196"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W1569032152","https://openalex.org/W1965288623","https://openalex.org/W1965562075","https://openalex.org/W1966305444","https://openalex.org/W1996790705","https://openalex.org/W2063255488","https://openalex.org/W2072737419","https://openalex.org/W2074175208","https://openalex.org/W2098091324","https://openalex.org/W2101084218","https://openalex.org/W2101398646","https://openalex.org/W2101536355","https://openalex.org/W2117644841","https://openalex.org/W2118329107","https://openalex.org/W2120142281","https://openalex.org/W2124595802","https://openalex.org/W2130703378","https://openalex.org/W2138351227","https://openalex.org/W2140370341","https://openalex.org/W2140782438","https://openalex.org/W2144481293","https://openalex.org/W2147121609","https://openalex.org/W2148570943","https://openalex.org/W2148947321","https://openalex.org/W2149216329","https://openalex.org/W2150023094","https://openalex.org/W2154596934","https://openalex.org/W2157074753","https://openalex.org/W2161864047","https://openalex.org/W2181510924","https://openalex.org/W2186075607","https://openalex.org/W2292981223","https://openalex.org/W2535965777","https://openalex.org/W2537134123","https://openalex.org/W2544732887","https://openalex.org/W4206262716","https://openalex.org/W4231002400","https://openalex.org/W4233285768","https://openalex.org/W4235274905","https://openalex.org/W4236694484","https://openalex.org/W4237273530","https://openalex.org/W4241486584","https://openalex.org/W4241876197","https://openalex.org/W4244249300","https://openalex.org/W4249929199","https://openalex.org/W4251468890","https://openalex.org/W4252245672","https://openalex.org/W6602613798","https://openalex.org/W6634019501","https://openalex.org/W6641405865","https://openalex.org/W6677881644"],"related_works":["https://openalex.org/W2294034716","https://openalex.org/W1499323045","https://openalex.org/W25845550","https://openalex.org/W2085645834","https://openalex.org/W2411509464","https://openalex.org/W4248406484","https://openalex.org/W2165125411","https://openalex.org/W2129393612","https://openalex.org/W2142994974","https://openalex.org/W2022515236"],"abstract_inverted_index":{"An":[0],"integrated,":[1],"hardware/software":[2],"co-designed":[3],"CISC":[4,31,48],"processor":[5,96,156],"is":[6,22,27,138,157,166],"proposed":[7,146],"and":[8,15,60,79,91,95,103,121,144],"analyzed.":[9],"The":[10,71],"objectives":[11],"are":[12,58,73,93,107],"high":[13,35],"performance":[14,36,137,161],"reduced":[16],"complexity.":[17],"Although":[18],"the":[19,24,76,82,100,141],"x86":[20,147],"ISA":[21],"targeted,":[23],"overall":[25],"approach":[26],"applicable":[28],"to":[29,115,152,159,168],"other":[30],"ISAs.":[32],"To":[33],"provide":[34,160],"on":[37],"frequently":[38],"executed":[39],"code":[40,69,77],"sequences,":[41],"fully":[42],"transparent":[43],"dynamic":[44],"translation":[45],"software":[46],"decomposes":[47],"superblocks":[49],"into":[50,62],"RISC-style":[51],"micro-ops.":[52],"Then,":[53],"pairs":[54],"of":[55],"dependent":[56],"micro-ops":[57],"reordered":[59],"fused":[61,111],"macro-ops":[63,72],"held":[64],"in":[65,129],"a":[66,145,153,169],"large,":[67],"concealed":[68],"cache.":[70],"fetched":[74],"from":[75],"cache":[78],"processed":[80],"throughout":[81],"pipeline":[83],"as":[84,99],"single":[85],"units.":[86],"Consequently,":[87],"instruction":[88,117],"level":[89],"communication":[90],"management":[92],"reduced,":[94],"resources":[97],"such":[98],"issue":[101],"buffer":[102],"register":[104],"file":[105],"ports":[106],"better":[108],"utilized.":[109],"Moreover,":[110],"instructions":[112],"lead":[113],"naturally":[114],"pipelined":[116],"scheduling":[118],"(issue)":[119],"logic,":[120],"collapsed":[122],"3-1":[123],"ALUs":[124],"can":[125],"be":[126],"used,":[127],"resulting":[128],"much":[130],"simplified":[131],"result":[132],"forwarding":[133],"logic.":[134],"Steady":[135],"state":[136],"evaluated":[139],"for":[140],"SPEC2000":[142],"benchmarks,":[143],"implementation":[148],"with":[149],"complexity":[150],"similar":[151],"two-wide":[154],"superscalar":[155,172],"shown":[158],"(instructions":[162],"per":[163],"cycle)":[164],"that":[165],"equivalent":[167],"conventional":[170],"four-wide":[171],"processor.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}