{"id":"https://openalex.org/W2130080799","doi":"https://doi.org/10.1109/hpca.2006.1598110","title":"Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors","display_name":"Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors","publication_year":2006,"publication_date":"2006-03-21","ids":{"openalex":"https://openalex.org/W2130080799","doi":"https://doi.org/10.1109/hpca.2006.1598110","mag":"2130080799"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2006.1598110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010358280","display_name":"David A. Penry","orcid":"https://orcid.org/0000-0003-4027-4527"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.A. Penry","raw_affiliation_strings":["Department of Computer Science, Princeton University, Princeton, NJ, USA","Dept. of Computer Sci., Princeton Univ., NJ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Dept. of Computer Sci., Princeton Univ., NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089092019","display_name":"Daniel Fay","orcid":"https://orcid.org/0000-0003-4440-6865"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Fay","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","University of Colorado \u2010 Boulder"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"University of Colorado \u2010 Boulder","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020335038","display_name":"D. Hodgdon","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Hodgdon","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","University of Colorado \u2010 Boulder"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"University of Colorado \u2010 Boulder","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112794423","display_name":"R. Wells","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]},{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Wells","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","Princeton University#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"Princeton University#TAB#","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012238748","display_name":"Graham Schelle","orcid":null},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Schelle","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","University of Colorado \u2010 Boulder"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"University of Colorado \u2010 Boulder","institution_ids":["https://openalex.org/I188538660"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008319090","display_name":"David I. August","orcid":"https://orcid.org/0000-0003-3327-1803"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.I. August","raw_affiliation_strings":["Department of Computer Science, Princeton University, Princeton, NJ, USA","Princeton Inst for Computational Science & Eng (PICSciE)"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton Inst for Computational Science & Eng (PICSciE)","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012138266","display_name":"Dan Connors","orcid":"https://orcid.org/0000-0002-2086-5306"},"institutions":[{"id":"https://openalex.org/I188538660","display_name":"University of Colorado Boulder","ror":"https://ror.org/02ttsq026","country_code":"US","type":"education","lineage":["https://openalex.org/I188538660"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Connors","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","University of Colorado \u2010 Boulder"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Engineering Center, University of Colorado, Boulder, Boulder, CO, USA","institution_ids":["https://openalex.org/I188538660"]},{"raw_affiliation_string":"University of Colorado \u2010 Boulder","institution_ids":["https://openalex.org/I188538660"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":6.2697,"has_fulltext":false,"cited_by_count":76,"citation_normalized_percentile":{"value":0.97674419,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8827876448631287},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444777727127075},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7415151596069336},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6472549438476562},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.5700534582138062},{"id":"https://openalex.org/keywords/powerpc","display_name":"PowerPC","score":0.5317102074623108},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49505916237831116},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48518043756484985},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3808927536010742},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1277616024017334},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07842829823493958}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8827876448631287},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444777727127075},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7415151596069336},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6472549438476562},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.5700534582138062},{"id":"https://openalex.org/C56005371","wikidata":"https://www.wikidata.org/wiki/Q209860","display_name":"PowerPC","level":3,"score":0.5317102074623108},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49505916237831116},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48518043756484985},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3808927536010742},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1277616024017334},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07842829823493958},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hpca.2006.1598110","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598110","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.75.8746","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.75.8746","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://liberty.princeton.edu/Publications/hpca12_simspeed.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W150479808","https://openalex.org/W1496267491","https://openalex.org/W1561096265","https://openalex.org/W1578933813","https://openalex.org/W1606821565","https://openalex.org/W2003989753","https://openalex.org/W2033708281","https://openalex.org/W2033872646","https://openalex.org/W2038353742","https://openalex.org/W2097117297","https://openalex.org/W2114812767","https://openalex.org/W2117184662","https://openalex.org/W2118396891","https://openalex.org/W2119467334","https://openalex.org/W2127955902","https://openalex.org/W2130513448","https://openalex.org/W2135491165","https://openalex.org/W2145021036","https://openalex.org/W2293635728","https://openalex.org/W2593732767","https://openalex.org/W4238549726","https://openalex.org/W4239829442","https://openalex.org/W6606153251","https://openalex.org/W6629762304","https://openalex.org/W6733850097"],"related_works":["https://openalex.org/W2144573411","https://openalex.org/W2384231653","https://openalex.org/W588477263","https://openalex.org/W2131623151","https://openalex.org/W2131949629","https://openalex.org/W2384108783","https://openalex.org/W4252463061","https://openalex.org/W2544617286","https://openalex.org/W2148915962","https://openalex.org/W2268046897"],"abstract_inverted_index":{"Simulation":[0],"is":[1],"an":[2,97],"important":[3],"means":[4],"of":[5,18,115,131],"evaluating":[6],"new":[7],"microarchitectures.":[8],"Current":[9],"trends":[10],"toward":[11],"chip":[12],"multiprocessors":[13],"(CMPs)":[14],"try":[15],"the":[16,34,45,56,113],"ability":[17],"designers":[19],"to":[20,58,71,78,133],"develop":[21],"efficient":[22],"simulators.":[23],"CMP":[24,35,87,103,126],"simulation":[25,36,46,57],"speed":[26],"can":[27,95],"be":[28,40],"improved":[29],"by":[30,42,51,118],"exploiting":[31],"parallelism":[32],"in":[33],"model.":[37],"This":[38,74],"may":[39],"done":[41],"either":[43],"running":[44],"on":[47,105],"multiple":[48,53],"processors":[49,54],"or":[50,69],"integrating":[52,119],"into":[55,124],"replace":[59],"simulated":[60],"processors.":[61,73],"Doing":[62],"so":[63],"usually":[64],"requires":[65],"tedious":[66],"manual":[67],"parallelization":[68,82,94],"re-design":[70],"encapsulate":[72],"paper":[75],"presents":[76],"techniques":[77],"perform":[79],"automated":[80,93],"simulator":[81],"and":[83],"hardware":[84,116,121],"integration":[85,117],"for":[86,100],"structural":[88],"models.":[89],"We":[90,111],"show":[91],"that":[92],"achieve":[96],"7.60":[98],"speedup":[99,130],"a":[101,106,125,129],"16-processor":[102],"model":[104],"conventional":[107],"4-processor":[108],"shared-memory":[109],"multiprocessor.":[110],"demonstrate":[112],"power":[114],"eight":[120],"PowerPC":[122],"cores":[123],"model,":[127],"achieving":[128],"up":[132],"5.82.":[134]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":6}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}