{"id":"https://openalex.org/W2120368896","doi":"https://doi.org/10.1109/hpca.2006.1598109","title":"CMP Design Space Exploration Subject to Physical Constraints","display_name":"CMP Design Space Exploration Subject to Physical Constraints","publication_year":2006,"publication_date":"2006-03-21","ids":{"openalex":"https://openalex.org/W2120368896","doi":"https://doi.org/10.1109/hpca.2006.1598109","mag":"2120368896"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2006.1598109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086978548","display_name":"Yangyang Liy","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Liy","raw_affiliation_strings":["Dept. of Comput. Sci., Virginia Univ., Charlottesville, VA, USA#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Comput. Sci., Virginia Univ., Charlottesville, VA, USA#TAB#","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097695821","display_name":"B. Leez","orcid":null},"institutions":[{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Leez","raw_affiliation_strings":["University of Virginia'"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Virginia'","institution_ids":["https://openalex.org/I51556381"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097749670","display_name":"D. Brooksz","orcid":null},"institutions":[{"id":"https://openalex.org/I1341412227","display_name":"IBM (United States)","ror":"https://ror.org/05hh8d621","country_code":"US","type":"company","lineage":["https://openalex.org/I1341412227"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Brooksz","raw_affiliation_strings":["IBM, ,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IBM, ,","institution_ids":["https://openalex.org/I1341412227"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5097668792","display_name":"Z. Huyy","orcid":null},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Z. Huyy","raw_affiliation_strings":["Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074818897","display_name":"Kevin Skadron","orcid":"https://orcid.org/0000-0002-8091-9302"},"institutions":[{"id":"https://openalex.org/I2801851002","display_name":"Harvard University Press","ror":"https://ror.org/006v7bf86","country_code":"US","type":"other","lineage":["https://openalex.org/I136199984","https://openalex.org/I2801851002"]},{"id":"https://openalex.org/I51556381","display_name":"University of Virginia","ror":"https://ror.org/0153tk833","country_code":"US","type":"education","lineage":["https://openalex.org/I51556381"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Skadron","raw_affiliation_strings":["Department of Computer Science, University of Virginia, USA","Harvard University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Virginia, USA","institution_ids":["https://openalex.org/I51556381"]},{"raw_affiliation_string":"Harvard University","institution_ids":["https://openalex.org/I2801851002"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":16.2922,"has_fulltext":false,"cited_by_count":162,"citation_normalized_percentile":{"value":0.99703813,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"15","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7008774280548096},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6936743855476379},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6346733570098877},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6155596375465393},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6055972576141357},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5548065900802612},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5116243958473206},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.490073561668396},{"id":"https://openalex.org/keywords/thermal","display_name":"Thermal","score":0.4472362995147705},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4343607723712921},{"id":"https://openalex.org/keywords/upper-and-lower-bounds","display_name":"Upper and lower bounds","score":0.43409883975982666},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.42812249064445496},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4267076551914215},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42576494812965393},{"id":"https://openalex.org/keywords/power-density","display_name":"Power density","score":0.41273796558380127},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2643404006958008},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.21762481331825256},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.15853023529052734},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.15189385414123535},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11385023593902588},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11115741729736328}],"concepts":[{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7008774280548096},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6936743855476379},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6346733570098877},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6155596375465393},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6055972576141357},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5548065900802612},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5116243958473206},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.490073561668396},{"id":"https://openalex.org/C204530211","wikidata":"https://www.wikidata.org/wiki/Q752823","display_name":"Thermal","level":2,"score":0.4472362995147705},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4343607723712921},{"id":"https://openalex.org/C77553402","wikidata":"https://www.wikidata.org/wiki/Q13222579","display_name":"Upper and lower bounds","level":2,"score":0.43409883975982666},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.42812249064445496},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4267076551914215},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42576494812965393},{"id":"https://openalex.org/C21881925","wikidata":"https://www.wikidata.org/wiki/Q3503313","display_name":"Power density","level":3,"score":0.41273796558380127},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2643404006958008},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.21762481331825256},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.15853023529052734},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.15189385414123535},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11385023593902588},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11115741729736328},{"id":"https://openalex.org/C153294291","wikidata":"https://www.wikidata.org/wiki/Q25261","display_name":"Meteorology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2006.1598109","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2006.1598109","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8100000023841858,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1488327529","https://openalex.org/W1581311986","https://openalex.org/W1981408476","https://openalex.org/W2004691788","https://openalex.org/W2022740893","https://openalex.org/W2027781879","https://openalex.org/W2070015279","https://openalex.org/W2073617099","https://openalex.org/W2094754158","https://openalex.org/W2102727118","https://openalex.org/W2109659793","https://openalex.org/W2111880608","https://openalex.org/W2116288740","https://openalex.org/W2118811116","https://openalex.org/W2121050483","https://openalex.org/W2123170006","https://openalex.org/W2130838728","https://openalex.org/W2137675939","https://openalex.org/W2145252892","https://openalex.org/W2145871983","https://openalex.org/W2145954193","https://openalex.org/W2150121003","https://openalex.org/W2152165066","https://openalex.org/W3140903683","https://openalex.org/W4243970730","https://openalex.org/W4244034697","https://openalex.org/W4244264053","https://openalex.org/W4246870635","https://openalex.org/W4253401904","https://openalex.org/W4253421865","https://openalex.org/W6629068169","https://openalex.org/W6680484253","https://openalex.org/W6681352259","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W4387251174","https://openalex.org/W1965052050","https://openalex.org/W2246407281","https://openalex.org/W2735584550","https://openalex.org/W1987176048","https://openalex.org/W2735446578","https://openalex.org/W2533162525","https://openalex.org/W2153957795","https://openalex.org/W1975701649","https://openalex.org/W2143024410"],"abstract_inverted_index":{"This":[0],"paper":[1,96],"explores":[2],"the":[3,11,38,56,95,98,108,138],"multi-dimensional":[4],"design":[5],"space":[6],"for":[7,84,114],"chip":[8],"multiprocessors,":[9],"exploring":[10],"inter-related":[12],"variables":[13],"of":[14,40,58,100],"core":[15],"count,":[16],"pipeline":[17],"depth,":[18],"superscalar":[19],"width,":[20],"L2":[21],"cache":[22],"size,":[23],"and":[24,27,32,52,104,117,127],"operating":[25],"voltage":[26],"frequency,":[28],"under":[29],"various":[30],"area":[31,126],"thermal":[33,60],"constraints.":[34],"The":[35],"results":[36],"show":[37],"importance":[39,57],"joint":[41],"optimization.":[42],"Thermal":[43],"constraints":[44,48,61,129],"dominate":[45],"other":[46,65,128],"physical":[47],"such":[49],"as":[50,77,79,125],"pin-bandwidth":[51],"power":[53,72,90],"delivery,":[54],"demonstrating":[55],"considering":[59],"while":[62,83],"optimizing":[63],"these":[64],"parameters.":[66],"For":[67],"aggressive":[68],"cooling":[69,86],"solutions,":[70,87],"reducing":[71,80,88],"density":[73],"is":[74,91],"at":[75],"least":[76],"important":[78],"total":[81,89],"power,":[82],"low-cost":[85],"more":[92,115,143],"important.":[93],"Finally,":[94],"shows":[97],"challenges":[99],"accommodating":[101,134],"both":[102],"CPU-bound":[103],"memory-bound":[105],"workloads":[106],"on":[107],"same":[109],"design.":[110],"Their":[111],"respective":[112],"preferences":[113],"cores":[116],"larger":[118],"caches":[119],"lead":[120],"to":[121],"increasingly":[122],"irreconcilable":[123],"configurations":[124],"are":[130],"relaxed;":[131],"rather":[132],"than":[133],"a":[135],"happy":[136],"medium,":[137],"extra":[139],"resources":[140],"simply":[141],"encourage":[142],"extreme":[144],"optimization":[145],"points.":[146]},"counts_by_year":[{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":19},{"year":2012,"cited_by_count":17}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}