{"id":"https://openalex.org/W2171651200","doi":"https://doi.org/10.1109/hpca.2003.1183521","title":"Mini-threads: increasing TLP on small-scale SMT processors","display_name":"Mini-threads: increasing TLP on small-scale SMT processors","publication_year":2003,"publication_date":"2003-08-27","ids":{"openalex":"https://openalex.org/W2171651200","doi":"https://doi.org/10.1109/hpca.2003.1183521","mag":"2171651200"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2003.1183521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2003.1183521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025032509","display_name":"Joshua A. Redstone","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"J. Redstone","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051475447","display_name":"Susan J. Eggers","orcid":null},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Eggers","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069107397","display_name":"Henry M. Levy","orcid":"https://orcid.org/0009-0008-7786-8541"},"institutions":[{"id":"https://openalex.org/I201448701","display_name":"University of Washington","ror":"https://ror.org/00cvxb145","country_code":"US","type":"education","lineage":["https://openalex.org/I201448701"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Levy","raw_affiliation_strings":["University of Washington, USA"],"affiliations":[{"raw_affiliation_string":"University of Washington, USA","institution_ids":["https://openalex.org/I201448701"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5025032509"],"corresponding_institution_ids":["https://openalex.org/I201448701"],"apc_list":null,"apc_paid":null,"fwci":3.9575,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.94007105,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"19","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8364013433456421},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.8194032907485962},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.8010545969009399},{"id":"https://openalex.org/keywords/context-switch","display_name":"Context switch","score":0.7413930892944336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6321380138397217},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5488291382789612},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.49680426716804504},{"id":"https://openalex.org/keywords/yarn","display_name":"Yarn","score":0.41153115034103394},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.350250780582428},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0646713376045227}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8364013433456421},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.8194032907485962},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.8010545969009399},{"id":"https://openalex.org/C53833338","wikidata":"https://www.wikidata.org/wiki/Q1061424","display_name":"Context switch","level":2,"score":0.7413930892944336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6321380138397217},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5488291382789612},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49680426716804504},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.41153115034103394},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.350250780582428},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0646713376045227},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/hpca.2003.1183521","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2003.1183521","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.9596","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.9596","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.arizona.edu/hpca9/HPCA-PDFs/03-redstone.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.15.3700","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.15.3700","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.washington.edu/homes/redstone/redstone-hpca03.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.64.7926","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.64.7926","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.washington.edu/research/smt/papers/minithreads.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":36,"referenced_works":["https://openalex.org/W1532324054","https://openalex.org/W1541262581","https://openalex.org/W1841857587","https://openalex.org/W2006090396","https://openalex.org/W2016622853","https://openalex.org/W2024071808","https://openalex.org/W2065109357","https://openalex.org/W2089363288","https://openalex.org/W2099089002","https://openalex.org/W2101366948","https://openalex.org/W2110078216","https://openalex.org/W2111948219","https://openalex.org/W2112590555","https://openalex.org/W2118532220","https://openalex.org/W2120230074","https://openalex.org/W2129269323","https://openalex.org/W2137418704","https://openalex.org/W2146173591","https://openalex.org/W2152496451","https://openalex.org/W2153668951","https://openalex.org/W2156605713","https://openalex.org/W2164968189","https://openalex.org/W2170582961","https://openalex.org/W2171620118","https://openalex.org/W3142147837","https://openalex.org/W4242484660","https://openalex.org/W4243521499","https://openalex.org/W4245021564","https://openalex.org/W4246178214","https://openalex.org/W4248246849","https://openalex.org/W4253518009","https://openalex.org/W4254869711","https://openalex.org/W6632304648","https://openalex.org/W6638993622","https://openalex.org/W6676539543","https://openalex.org/W6682582293"],"related_works":["https://openalex.org/W2377434885","https://openalex.org/W2101387113","https://openalex.org/W2145021874","https://openalex.org/W2096854345","https://openalex.org/W2045555750","https://openalex.org/W4239584669","https://openalex.org/W788524553","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2009783759"],"abstract_inverted_index":{"Several":[0],"manufacturers":[1],"have":[2],"recently":[3],"announced":[4],"the":[5,34,40,67,104,115,122],"first":[6],"simultaneous-multithreaded":[7],"processors,":[8],"both":[9],"as":[10,14],"single":[11],"CPU":[12,77,149],"and":[13,54,137],"components":[15],"of":[16,36,49,117,124],"multi-CPU":[17],"chips.":[18],"All":[19],"are":[20],"small":[21],"scale,":[22],"comprising":[23],"only":[24],"two":[25],"to":[26,33,60,82,121],"four":[27],"thread":[28],"contexts.":[29,50],"A":[30,74],"significant":[31],"impediment":[32],"construction":[35],"larger-scale":[37],"SMT":[38,61,76],"is":[39],"register":[41,71,107],"file":[42,72],"size":[43],"required":[44],"by":[45],"a":[46,57,90],"large":[47],"number":[48],"This":[51],"paper":[52],"introduces":[53],"evaluates":[55],"mini-threads,":[56],"simple":[58],"extension":[59],"that":[62,95,139],"increases":[63],"thread-level":[64],"parallelism":[65],"without":[66],"commensurate":[68],"increase":[69],"in":[70,89,135],"size.":[73],"mini-threaded":[75],"adds":[78],"additional":[79,118],"per-thread":[80,100],"state":[81],"each":[83],"hardware":[84],"context;":[85],"an":[86],"application":[87],"executing":[88,125],"context":[91],"can":[92,141],"create":[93],"mini-threads":[94,126,140],"will":[96,112],"utilize":[97],"its":[98],"own":[99],"state,":[101],"but":[102],"share":[103],"context's":[105],"architectural":[106],"set.":[108],"The":[109],"resulting":[110],"performance":[111,143],"depend":[113],"on":[114,146],"benefits":[116],"TLP":[119],"compared":[120],"costs":[123],"with":[127],"fewer":[128],"registers.":[129],"Our":[130],"results":[131],"quantify":[132],"these":[133],"factors":[134],"detail":[136],"demonstrate":[138],"improve":[142],"significantly,":[144],"particularly":[145],"small-scale,":[147],"space-sensitive":[148],"designs.":[150]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}