{"id":"https://openalex.org/W2167244863","doi":"https://doi.org/10.1109/hpca.2002.995694","title":"Microarchitectural simulation and control of di/dt-induced power supply voltage variation","display_name":"Microarchitectural simulation and control of di/dt-induced power supply voltage variation","publication_year":2004,"publication_date":"2004-04-23","ids":{"openalex":"https://openalex.org/W2167244863","doi":"https://doi.org/10.1109/hpca.2002.995694","mag":"2167244863"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.2002.995694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2002.995694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081652233","display_name":"Ed Grochowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"E. Grochowski","raw_affiliation_strings":["Intel Laboratories, Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Laboratories, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066738995","display_name":"D. Ayers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Ayers","raw_affiliation_strings":["Enterprise Processor Division, Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Enterprise Processor Division, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101712130","display_name":"Vivek Tiwari","orcid":"https://orcid.org/0000-0002-7411-5113"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Tiwari","raw_affiliation_strings":["Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Architecture Group, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5081652233"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":4.2255,"has_fulltext":false,"cited_by_count":96,"citation_normalized_percentile":{"value":0.94096121,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.8584367632865906},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.597143828868866},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5852627158164978},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.564934492111206},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.5207490921020508},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.49813079833984375},{"id":"https://openalex.org/keywords/voltage-reduction","display_name":"Voltage reduction","score":0.49025824666023254},{"id":"https://openalex.org/keywords/switched-mode-power-supply-applications","display_name":"Switched-mode power supply applications","score":0.4837382137775421},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4598598778247833},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4448942542076111},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.420554518699646},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4122140109539032},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4114343822002411},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4025905132293701},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3085891306400299},{"id":"https://openalex.org/keywords/constant-power-circuit","display_name":"Constant power circuit","score":0.29886096715927124},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2698027789592743},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22562217712402344}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.8584367632865906},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.597143828868866},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5852627158164978},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.564934492111206},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.5207490921020508},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.49813079833984375},{"id":"https://openalex.org/C2780745134","wikidata":"https://www.wikidata.org/wiki/Q7940751","display_name":"Voltage reduction","level":3,"score":0.49025824666023254},{"id":"https://openalex.org/C79899660","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply applications","level":5,"score":0.4837382137775421},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4598598778247833},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4448942542076111},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.420554518699646},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4122140109539032},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4114343822002411},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4025905132293701},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3085891306400299},{"id":"https://openalex.org/C29586797","wikidata":"https://www.wikidata.org/wiki/Q5163663","display_name":"Constant power circuit","level":4,"score":0.29886096715927124},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2698027789592743},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22562217712402344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.2002.995694","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.2002.995694","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings Eighth International Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1515135833","https://openalex.org/W1699530593","https://openalex.org/W2032094184","https://openalex.org/W2034919323","https://openalex.org/W2102727118","https://openalex.org/W2125263803","https://openalex.org/W2169180888","https://openalex.org/W3140903683","https://openalex.org/W6630940013","https://openalex.org/W6637536842","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W32488798","https://openalex.org/W2030281207","https://openalex.org/W4254183379","https://openalex.org/W2096550255","https://openalex.org/W4213166990","https://openalex.org/W2966467026","https://openalex.org/W2537367440","https://openalex.org/W2249183052","https://openalex.org/W2013756368","https://openalex.org/W1906572721"],"abstract_inverted_index":{"As":[0],"the":[1,39,58,72,81,108,115],"power":[2,12,27,92,116,133,146],"consumption":[3,90],"of":[4,34,60,88],"modern":[5],"high-performance":[6],"microprocessors":[7],"increases":[8],"beyond":[9],"100":[10],"W,":[11],"becomes":[13],"an":[14],"increasingly":[15],"important":[16],"design":[17],"consideration.":[18],"This":[19],"paper":[20],"presents":[21],"a":[22,32,65,98,129],"novel":[23],"technique":[24,74],"to":[25,52,84,106,111],"simulate":[26],"supply":[28,93,134],"voltage":[29,46,121,135],"variation":[30,136],"as":[31],"result":[33],"varying":[35],"activity":[36],"levels":[37],"within":[38],"microprocessor":[40,82],"when":[41],"executing":[42],"typical":[43],"software.":[44],"The":[45],"simulation":[47],"capability":[48],"may":[49,137],"be":[50,76,138],"added":[51],"existing":[53],"microarchitecture":[54],"simulators":[55],"that":[56,128],"determine":[57],"activities":[59,110],"each":[61],"functional":[62],"block":[63],"on":[64,80,114],"clock-by-clock":[66],"basis.":[67],"We":[68],"then":[69],"discuss":[70],"how":[71],"same":[73],"can":[75],"implemented":[77],"in":[78,97,132],"logic":[79,102],"die":[83],"enable":[85],"real-time":[86],"computation":[87,122],"current":[89],"and":[91,123],"voltage.":[94],"When":[95],"used":[96],"feedback":[99],"loop,":[100],"this":[101],"makes":[103],"it":[104],"possible":[105],"control":[107],"microprocessor's":[109],"reduce":[112],"demands":[113],"delivery":[117],"system.":[118],"With":[119],"on-die":[120],"di/dt":[124],"control,":[125],"we":[126],"show":[127],"significant":[130],"reduction":[131],"achieved":[139],"with":[140],"little":[141],"performance":[142],"loss":[143],"or":[144],"average":[145],"increase.":[147]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":6},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}