{"id":"https://openalex.org/W4242456837","doi":"https://doi.org/10.1109/hpca.1995.386546","title":"Software assistance for data caches","display_name":"Software assistance for data caches","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W4242456837","doi":"https://doi.org/10.1109/hpca.1995.386546"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.1995.386546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1995.386546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048160687","display_name":"O. Temam","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"O. Temam","raw_affiliation_strings":["PRiSM Laboratory, Versailles University, Versailles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PRiSM Laboratory, Versailles University, Versailles, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037002699","display_name":"N. Drach","orcid":null},"institutions":[{"id":"https://openalex.org/I277688954","display_name":"Universit\u00e9 Paris-Saclay","ror":"https://ror.org/03xjwb503","country_code":"FR","type":"education","lineage":["https://openalex.org/I277688954"]},{"id":"https://openalex.org/I4210144804","display_name":"Laboratoire de Recherche en Informatique","ror":"https://ror.org/04e3ktk27","country_code":"FR","type":"facility","lineage":["https://openalex.org/I102197404","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I4210144804","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Drach","raw_affiliation_strings":["LRI, Paris XI University, Orsay, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LRI, Paris XI University, Orsay, France","institution_ids":["https://openalex.org/I277688954","https://openalex.org/I4210144804"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.0276,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.78281677,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"154","last_page":"163"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.8353880643844604},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8327925205230713},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7830975651741028},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"Locality of reference","score":0.6668608784675598},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6121903657913208},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5655494928359985},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5403651595115662},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.5118061900138855},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.43760475516319275},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.4138373136520386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3997967839241028},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35575807094573975},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3306733965873718}],"concepts":[{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.8353880643844604},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8327925205230713},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7830975651741028},{"id":"https://openalex.org/C27602214","wikidata":"https://www.wikidata.org/wiki/Q1868547","display_name":"Locality of reference","level":3,"score":0.6668608784675598},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6121903657913208},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5655494928359985},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5403651595115662},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.5118061900138855},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.43760475516319275},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.4138373136520386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3997967839241028},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35575807094573975},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3306733965873718},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hpca.1995.386546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1995.386546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1555915743","https://openalex.org/W1588100470","https://openalex.org/W1935621511","https://openalex.org/W2003240858","https://openalex.org/W2054496292","https://openalex.org/W2119609467","https://openalex.org/W4234196657","https://openalex.org/W4237150160","https://openalex.org/W4248432046","https://openalex.org/W4250613128","https://openalex.org/W4253188506"],"related_works":["https://openalex.org/W1555349535","https://openalex.org/W2583128298","https://openalex.org/W2053359564","https://openalex.org/W2161159383","https://openalex.org/W1495260638","https://openalex.org/W1511204342","https://openalex.org/W2369125128","https://openalex.org/W2369223577","https://openalex.org/W2527471267","https://openalex.org/W1534408758"],"abstract_inverted_index":{"Hardware":[0],"and":[1,18,35,47,136,158],"software":[2,34,109,159],"cache":[3,70,82,90,132],"optimizations":[4],"are":[5,53,143,148],"active":[6],"fields":[7],"of":[8,22,30,60,79,115,139],"research,":[9],"that":[10,96,107],"have":[11],"yielded":[12],"powerful":[13],"but":[14],"occasionally":[15],"complex":[16],"designs":[17],"algorithms.":[19],"The":[20,134],"purpose":[21],"this":[23],"paper":[24],"is":[25,64,86,105],"to":[26,55,99,129,151],"investigate":[27],"the":[28,76,112,140],"performance":[29,77,135],"combined":[31],"though":[32],"simple":[33,108],"hardware":[36,51,157],"optimizations.":[37],"Because":[38],"current":[39,121],"caches":[40,147],"provide":[41,152],"little":[42],"flexibility":[43],"for":[44,156],"exploiting":[45],"temporal":[46],"spatial":[48,101],"locality,":[49],"two":[50,58],"modifications":[52],"proposed":[54,141],"support":[56,155],"these":[57],"kinds":[59],"locality.":[61,102],"Spatial":[62],"locality":[63,85,114,123],"exploited":[65,87],"by":[66,88,120],"using":[67],"large":[68,80],"virtual":[69],"lines":[71],"which":[72],"do":[73],"not":[74],"exhibit":[75],"flaws":[78],"physical":[81],"lines.":[83],"Temporal":[84],"minimizing":[89],"pollution":[91],"with":[92],"a":[93,153],"bypass":[94],"mechanism":[95],"still":[97],"allows":[98],"exploit":[100],"Subsequently,":[103],"it":[104],"shown":[106,150],"informations":[110],"on":[111],"spatial/temporal":[113],"array":[116],"references,":[117],"as":[118],"provided":[119],"data":[122],"optimizing":[124],"algorithms,":[125],"can":[126],"be":[127],"used":[128],"significantly":[130],"increase":[131],"performance.":[133],"design":[137],"trade-offs":[138],"mechanisms":[142],"discussed.":[144],"Software":[145],"assisted":[146],"further":[149],"convenient":[154],"optimizations.<":[160],"<ETX":[161],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[162],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[163]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}