{"id":"https://openalex.org/W2159012331","doi":"https://doi.org/10.1109/hpca.1995.386534","title":"Software cache coherence for large scale multiprocessors","display_name":"Software cache coherence for large scale multiprocessors","publication_year":2002,"publication_date":"2002-11-19","ids":{"openalex":"https://openalex.org/W2159012331","doi":"https://doi.org/10.1109/hpca.1995.386534","mag":"2159012331"},"language":"en","primary_location":{"id":"doi:10.1109/hpca.1995.386534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1995.386534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064815667","display_name":"Leonidas Kontothanassis","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L.I. Kontothanassis","raw_affiliation_strings":["Department of Computer Science, University of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079254515","display_name":"Michael L. Scott","orcid":"https://orcid.org/0000-0001-8652-7644"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Scott","raw_affiliation_strings":["Department of Computer Science, University of Rochester, Rochester, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5388228"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":null,"first_page":"286","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.8783696889877319},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8590915203094482},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.6297072172164917},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.5579814910888672},{"id":"https://openalex.org/keywords/mesi-protocol","display_name":"MESI protocol","score":0.5296062231063843},{"id":"https://openalex.org/keywords/bus-sniffing","display_name":"Bus sniffing","score":0.5120020508766174},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5101690292358398},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4886065125465393},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.4688732922077179},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.45252883434295654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41883549094200134},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3964485228061676},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39361605048179626},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34735918045043945},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3125722408294678},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.23215967416763306}],"concepts":[{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.8783696889877319},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8590915203094482},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.6297072172164917},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.5579814910888672},{"id":"https://openalex.org/C120936851","wikidata":"https://www.wikidata.org/wiki/Q1408065","display_name":"MESI protocol","level":5,"score":0.5296062231063843},{"id":"https://openalex.org/C51185590","wikidata":"https://www.wikidata.org/wiki/Q1017228","display_name":"Bus sniffing","level":5,"score":0.5120020508766174},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5101690292358398},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4886065125465393},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.4688732922077179},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.45252883434295654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41883549094200134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3964485228061676},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39361605048179626},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34735918045043945},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3125722408294678},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.23215967416763306},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/hpca.1995.386534","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hpca.1995.386534","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture","raw_type":"proceedings-article"},{"id":"pmh:ADA281628","is_oa":false,"landing_page_url":"http://oai.dtic.mil/oai/oai?&amp;verb=getRecord&amp;metadataPrefix=html&amp;identifier=ADA281628","pdf_url":null,"source":{"id":"https://openalex.org/S4406923043","display_name":"Defense Technical Information Center (DTIC)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"DTIC AND NTIS","raw_type":"Text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.380.2247","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.380.2247","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ftp.cs.rochester.edu/u/scott/papers/1995_HPCA_SW_coherence.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.957.3654","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.957.3654","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.dtic.mil/get-tr-doc/pdf?AD%3DADA281628%26Location%3DU2%26doc%3DGetTRDoc.pdf","raw_type":"text"},{"id":"pmh:oai:urresearch.rochester.edu:1342","is_oa":false,"landing_page_url":"http://hdl.handle.net/1802/1454","pdf_url":null,"source":{"id":"https://openalex.org/S4306400518","display_name":"UR Research (University of Rochester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5388228","host_organization_name":"University of Rochester","host_organization_lineage":["https://openalex.org/I5388228"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Technical Report"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W99066252","https://openalex.org/W1490781439","https://openalex.org/W1542985837","https://openalex.org/W1545060479","https://openalex.org/W1579785083","https://openalex.org/W1966285605","https://openalex.org/W1978588050","https://openalex.org/W1985055327","https://openalex.org/W2017802925","https://openalex.org/W2029764709","https://openalex.org/W2059262299","https://openalex.org/W2079746131","https://openalex.org/W2097113145","https://openalex.org/W2100684880","https://openalex.org/W2106626405","https://openalex.org/W2109560070","https://openalex.org/W2110468472","https://openalex.org/W2112121929","https://openalex.org/W2127547524","https://openalex.org/W2128748139","https://openalex.org/W2133373086","https://openalex.org/W2134484933","https://openalex.org/W2138202500","https://openalex.org/W2147235907","https://openalex.org/W2150757057","https://openalex.org/W2152056423","https://openalex.org/W2153904572","https://openalex.org/W2157632164","https://openalex.org/W2159008239","https://openalex.org/W2165109403","https://openalex.org/W2166034599","https://openalex.org/W2167870783","https://openalex.org/W2171432528","https://openalex.org/W2178026072","https://openalex.org/W3152265147","https://openalex.org/W4230837033","https://openalex.org/W4234177455","https://openalex.org/W4248322266","https://openalex.org/W4251314726","https://openalex.org/W4254511854","https://openalex.org/W4254609167","https://openalex.org/W6685763395"],"related_works":["https://openalex.org/W2290195868","https://openalex.org/W1482370651","https://openalex.org/W2407815036","https://openalex.org/W2231555634","https://openalex.org/W2079555365","https://openalex.org/W4255008187","https://openalex.org/W2135302104","https://openalex.org/W2145592252","https://openalex.org/W1507780825","https://openalex.org/W2075222997"],"abstract_inverted_index":{"Shared":[0],"memory":[1],"is":[2,156],"an":[3,60],"appealing":[4],"abstraction":[5],"for":[6,37,48],"parallel":[7],"programming.":[8],"It":[9],"must":[10],"be":[11],"implemented":[12],"with":[13,149],"caches":[14,22],"in":[15,144,152],"order":[16],"to":[17,27,114],"perform":[18],"well,":[19],"however":[20],"and":[21,42,96,104,119,122,148,159],"require":[23],"a":[24,54,68,85],"coherence":[25,35,87,155],"mechanism":[26],"ensure":[28],"that":[29,59,66,89,115,133],"processors":[30],"reference":[31],"current":[32],"data.":[33],"Hardware":[34],"mechanisms":[36,47],"large-scale":[38],"machines":[39,50,95],"are":[40],"complex":[41],"costly,":[43],"but":[44],"existing":[45,117],"software":[46,86,105,118,154],"message-passing":[49],"have":[51],"not":[52],"provided":[53],"performance-competitive":[55],"solution.":[56],"We":[57,83,107,130],"claim":[58],"intermediate":[61],"hardware":[62,80,103,120,166],"option-memory-mapped":[63],"network":[64],"interfaces":[65],"support":[67],"global":[69],"physical":[70],"address":[71],"space-can":[72],"provide":[73],"most":[74],"of":[75,79,94,111,116],"the":[76,99,109,112,124,142,150],"performance":[77,100,110],"benefits":[78],"cache":[81],"coherence.":[82,106],"present":[84],"protocol":[88,113],"runs":[90],"on":[91],"this":[92],"class":[93],"greatly":[97,138],"narrows":[98],"gap":[101],"between":[102],"compare":[108],"alternatives":[121],"evaluate":[123],"tradeoffs":[125],"among":[126],"various":[127],"cache-write":[128],"policies.":[129],"also":[131],"observe":[132],"simple":[134],"program":[135],"changes":[136,151],"can":[137],"improve":[139],"performance.":[140],"For":[141],"programs":[143],"our":[145],"test":[146],"suite":[147],"place,":[153],"often":[157],"faster":[158],"never":[160],"more":[161],"than":[162,165],"55%":[163],"slower":[164],"coherence.<":[167],"<ETX":[168],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[169],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">&gt;</ETX>":[170]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}