{"id":"https://openalex.org/W2621048050","doi":"https://doi.org/10.1109/hotchips.2016.7936222","title":"Inside 6th gen Intel<sup>\u00ae</sup> Core\u2122: New microarchitecture code named skylake","display_name":"Inside 6th gen Intel<sup>\u00ae</sup> Core\u2122: New microarchitecture code named skylake","publication_year":2016,"publication_date":"2016-08-01","ids":{"openalex":"https://openalex.org/W2621048050","doi":"https://doi.org/10.1109/hotchips.2016.7936222","mag":"2621048050"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2016.7936222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2016.7936222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Hot Chips 28 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056181148","display_name":"Ittai Anati","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ittai Anati","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047742158","display_name":"David Blythe","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"David Blythe","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035258697","display_name":"Jack Doweck","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jack Doweck","raw_affiliation_strings":["Intel Corporation, United States of America"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, United States of America","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054285749","display_name":"Hong Jiang","orcid":"https://orcid.org/0000-0002-1477-9751"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hong Jiang","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016567946","display_name":"Wen-Fu Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wen-fu Kao","raw_affiliation_strings":["Intel Corporation, United States of America"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, United States of America","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077248285","display_name":"Julius Mandelblat","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Julius Mandelblat","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075285352","display_name":"Lihu Rappoport","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Lihu Rappoport","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051471460","display_name":"Efraim Rotem","orcid":"https://orcid.org/0000-0002-6238-1828"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Efraim Rotem","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5003350392","display_name":"Ahmad Yasin","orcid":"https://orcid.org/0000-0002-8891-0513"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ahmad Yasin","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5056181148"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.21986082,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"39"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9663000106811523,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9225000143051147,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.9140355587005615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348296046257019},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5721296668052673},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5260567665100098},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48331665992736816},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4560946226119995},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4421316385269165},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4329865872859955},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4131013751029968},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12408915162086487},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08535665273666382}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.9140355587005615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348296046257019},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5721296668052673},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5260567665100098},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48331665992736816},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4560946226119995},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4421316385269165},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4329865872859955},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4131013751029968},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12408915162086487},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08535665273666382},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2016.7936222","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2016.7936222","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE Hot Chips 28 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5299999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W122453572","https://openalex.org/W3023876411","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W1757458251","https://openalex.org/W123152114","https://openalex.org/W1980898636"],"abstract_inverted_index":{"The":[0],"Intel":[1,9],"core":[2],"microarchitecture":[3],"is":[4],"a":[5,25],"new":[6],"foundation":[7],"for":[8,19],"architecture-based":[10],"desktop,":[11],"mobile":[12],"and":[13,21,30],"mainstream":[14],"server":[15],"multi-core":[16],"processors.":[17],"Designed":[18],"efficiency":[20],"optimised":[22],"performance":[23],"across":[24],"range":[26],"of":[27],"market":[28],"segments":[29],"power":[31],"envelopes.":[32]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}