{"id":"https://openalex.org/W2483868556","doi":"https://doi.org/10.1109/hotchips.2015.7477474","title":"NMI: A new memory interface to enable innovation","display_name":"NMI: A new memory interface to enable innovation","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2483868556","doi":"https://doi.org/10.1109/hotchips.2015.7477474","mag":"2483868556"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2015.7477474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049757945","display_name":"David Roberts","orcid":"https://orcid.org/0000-0002-7793-6101"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"David Roberts","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017675563","display_name":"Amin Farmahini-Farahani","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Amin Farmahini-Farahani","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103006651","display_name":"Kevin Cheng","orcid":"https://orcid.org/0009-0000-7005-9428"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Kevin Cheng","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026796422","display_name":"Nathan Hu","orcid":"https://orcid.org/0000-0001-8528-4740"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nathan Hu","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111633529","display_name":"David Mayhew","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I160856358","display_name":"University of San Diego","ror":"https://ror.org/03jbbze48","country_code":"US","type":"education","lineage":["https://openalex.org/I160856358"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"David Mayhew","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc","University of San Diego"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]},{"raw_affiliation_string":"University of San Diego","institution_ids":["https://openalex.org/I160856358"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025721263","display_name":"Michael Ignatowski","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Michael Ignatowski","raw_affiliation_strings":["AMD Research, Advanced Micro Devices, Inc"],"affiliations":[{"raw_affiliation_string":"AMD Research, Advanced Micro Devices, Inc","institution_ids":["https://openalex.org/I1311921367"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5049757945"],"corresponding_institution_ids":["https://openalex.org/I1311921367"],"apc_list":null,"apc_paid":null,"fwci":0.6656,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.76880887,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.7590000033378601,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.7590000033378601,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.7450000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7581641674041748},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.6543081998825073},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5228719711303711},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5171769857406616},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.47537723183631897},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.46906280517578125},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.4457491338253021},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.437202513217926},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.43537914752960205},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.42459046840667725},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39923393726348877},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.3681720793247223},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28025054931640625}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7581641674041748},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.6543081998825073},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5228719711303711},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5171769857406616},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.47537723183631897},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.46906280517578125},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.4457491338253021},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.437202513217926},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.43537914752960205},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.42459046840667725},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39923393726348877},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.3681720793247223},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28025054931640625},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2015.7477474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6000000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W254684032","https://openalex.org/W2781952239","https://openalex.org/W1848192231","https://openalex.org/W4381884576","https://openalex.org/W63770251","https://openalex.org/W1490600249","https://openalex.org/W2105141138","https://openalex.org/W2247651031","https://openalex.org/W2138180780","https://openalex.org/W2148868967"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3],"a":[4],"slide":[5],"from":[6],"the":[7],"authors'":[8],"conference":[9],"presentation.":[10],"NMI":[11],"is":[12],"an":[13],"abstracted,":[14],"unified":[15],"memory":[16,22],"interface":[17],"to":[18],"support":[19],"future":[20],"scale-out":[21],"capacity,":[23],"processing-in-memory,":[24],"I/O":[25],"devices,":[26],"emerging":[27],"non-volatile":[28],"memories,":[29],"cache-coherent":[30],"shared":[31],"virtual":[32],"memory.":[33]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}