{"id":"https://openalex.org/W2491444920","doi":"https://doi.org/10.1109/hotchips.2015.7477458","title":"Stratix\u00ae 10: 14nm FPGA delivering 1GHz","display_name":"Stratix\u00ae 10: 14nm FPGA delivering 1GHz","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2491444920","doi":"https://doi.org/10.1109/hotchips.2015.7477458","mag":"2491444920"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2015.7477458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038450823","display_name":"Mike Hutton","orcid":"https://orcid.org/0009-0009-0139-7242"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Mike Hutton","raw_affiliation_strings":["Altera IC Design"],"affiliations":[{"raw_affiliation_string":"Altera IC Design","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5038450823"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3194,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8221741,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9301999807357788,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.928600013256073,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.7842430472373962},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7060806155204773},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6826877593994141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5295546650886536},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.5162875056266785},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5034646391868591},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49511662125587463},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.49166470766067505},{"id":"https://openalex.org/keywords/upgrade","display_name":"Upgrade","score":0.48224076628685},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.466076135635376},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.43516626954078674},{"id":"https://openalex.org/keywords/forcing","display_name":"Forcing (mathematics)","score":0.41267508268356323},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3634032905101776},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28308239579200745}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.7842430472373962},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7060806155204773},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6826877593994141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5295546650886536},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.5162875056266785},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5034646391868591},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49511662125587463},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.49166470766067505},{"id":"https://openalex.org/C2780615140","wikidata":"https://www.wikidata.org/wiki/Q920419","display_name":"Upgrade","level":2,"score":0.48224076628685},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.466076135635376},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.43516626954078674},{"id":"https://openalex.org/C197115733","wikidata":"https://www.wikidata.org/wiki/Q1003136","display_name":"Forcing (mathematics)","level":2,"score":0.41267508268356323},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3634032905101776},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28308239579200745},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C49204034","wikidata":"https://www.wikidata.org/wiki/Q52139","display_name":"Climatology","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2015.7477458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2391074443","https://openalex.org/W2007613406","https://openalex.org/W1509155667","https://openalex.org/W2180598069","https://openalex.org/W3194184365","https://openalex.org/W2518118925","https://openalex.org/W2362201421","https://openalex.org/W3208151864","https://openalex.org/W1564576805","https://openalex.org/W4254372399"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,46,59],"a":[4,56,88],"collection":[5],"slides":[7],"from":[8],"the":[9,60],"author's":[10],"conference":[11],"presentation.":[12],"Summary":[13],"points":[14],"include:":[15],"3D":[16],"integration":[17,49],"isn't":[18],"just":[19],"integration,":[20],"it":[21],"is":[22,50,55,93],"-":[23,38,52,69,77,99],"De-risking,":[24],"process":[25],"matching,":[26],"derivative":[27],"proliferation":[28],"and":[29,33,44],"tick/tock;":[30],"Device":[31],"floorplanning":[32],"configuration":[34],"get":[35,85],"an":[36],"upgrade":[37],"Software":[39],"control":[40],"allows":[41],"for":[42],"security":[43],"feature-up":[45],"devices;":[47],"SoC":[48],"mainstream":[51],"Processor":[53],"cost":[54],"small":[57],"subset":[58],"die,":[61],"coherent-accelerators;":[62],"Pipelining":[63],"unlocks":[64],"optimizations":[65],"in":[66],"FPGA":[67],"architecture":[68],"Using":[70],"wires":[71],"efficiently,":[72],"not":[73],"brute-forcing":[74],"them":[75],"faster":[76],"Faster":[78],"=":[79],"lower":[80],"power":[81,97],"when":[82],"you":[83],"can":[84],"designs":[86],"to":[87],"more":[89],"efficient":[90],"place;":[91],"Process":[92],"still":[94],"giving":[95],"us":[96],"benefits":[98],"14nm":[100],"Tri-Gate":[101],"reduces":[102],"power,":[103],"enabling":[104],"higher":[105],"performance":[106],"circuit-design.":[107]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}