{"id":"https://openalex.org/W2491520311","doi":"https://doi.org/10.1109/hotchips.2015.7477457","title":"UltraScale+ MPSoC and FPGA families","display_name":"UltraScale+ MPSoC and FPGA families","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2491520311","doi":"https://doi.org/10.1109/hotchips.2015.7477457","mag":"2491520311"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2015.7477457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477457","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112761076","display_name":"Vamsi Boppana","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Vamsi Boppana","raw_affiliation_strings":["Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112417677","display_name":"Sagheer Ahmad","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sagheer Ahmad","raw_affiliation_strings":["Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091859340","display_name":"Ilya Ganusov","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ilya Ganusov","raw_affiliation_strings":["Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027587937","display_name":"Vinod Kathail","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Vinod Kathail","raw_affiliation_strings":["Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Amirkabir University of Technology (Tehran Polytechnic), Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032096296","display_name":"Vidya Rajagopalan","orcid":"https://orcid.org/0009-0003-6569-0604"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vidya Rajagopalan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5030738948","display_name":"Ralph Wittig","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ralph Wittig","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5112761076"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":1.381,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.84223131,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.5189999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.5189999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.44359999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.43939998745918274,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8678469061851501},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7284284830093384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6847203969955444},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.5594218969345093},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5506097078323364},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.47298821806907654},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.46026521921157837},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.4504486322402954},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4130687713623047},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.31407642364501953},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2731519937515259}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8678469061851501},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7284284830093384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6847203969955444},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.5594218969345093},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5506097078323364},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.47298821806907654},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.46026521921157837},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.4504486322402954},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4130687713623047},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.31407642364501953},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2731519937515259}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2015.7477457","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477457","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2092587530","https://openalex.org/W2113449380","https://openalex.org/W3146394219","https://openalex.org/W2012131147","https://openalex.org/W2157008728"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,65],"a":[4],"collection":[5],"slides":[7],"from":[8,19],"the":[9],"authors'":[10],"conference":[11],"presentation.":[12],"Zynq":[13],"UltraScale+":[14],"MPSoC:":[15],"2nd":[16],"Generation":[17],"SoC":[18],"Xilinx":[20],"-":[21,29,34,45,62,79,89],"Applications":[22],"processing,":[23],"Real-time,":[24],"Graphics,":[25],"Video,":[26],"Serial":[27],"connectivity":[28],"Power":[30],"management,":[31],"Safety,":[32],"Security":[33],"SDSoC:":[35],"Full":[36],"system":[37],"optimizing":[38],"compiler;":[39],"More":[40],"than":[41],"Moore:":[42],"Architectural":[43],"innovation":[44],"3x":[46],"CPU":[47],"performance":[48,83],"and":[49,82,92],"4.5x":[50],"memory":[51],"bandwidth":[52],"(SoC)":[53],"-UltraScale+":[54],"fabric:":[55],"60%":[56],"higher":[57],"performance,":[58],"2.5x":[59],"performance/watt":[60],"(FPGA)":[61],"3rd":[63],"generation":[64],"silicon":[66],"interposer":[67],"technology":[68],"(3D":[69],"IC);":[70],"Taped":[71],"out":[72],"in":[73],"Jun":[74],"2015":[75],"on":[76,95],"TSMC":[77],"16FF+":[78],"Significant":[80],"power":[81],"benefits":[84],"with":[85],"3D":[86],"FinFet":[87],"transistors":[88],"Diverse":[90],"SW":[91],"systems":[93],"running":[94],"multiple":[96],"platforms":[97],"today.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":10},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}