{"id":"https://openalex.org/W2477447826","doi":"https://doi.org/10.1109/hotchips.2015.7477332","title":"Kalray MPPA\u00ae: Massively parallel processor array: Revisiting DSP acceleration with the Kalray MPPA Manycore processor","display_name":"Kalray MPPA\u00ae: Massively parallel processor array: Revisiting DSP acceleration with the Kalray MPPA Manycore processor","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2477447826","doi":"https://doi.org/10.1109/hotchips.2015.7477332","mag":"2477447826"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2015.7477332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063862876","display_name":"Beno\u00eet Dupont de Dinechin","orcid":"https://orcid.org/0000-0002-3164-2765"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Benoit Dupont de Dinechin","raw_affiliation_strings":["HotChips 2015"],"affiliations":[{"raw_affiliation_string":"HotChips 2015","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5063862876"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.90249617,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9948999881744385,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9607999920845032,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9380000233650208,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7494709491729736},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6472148895263672},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5391348600387573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.525581419467926},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.5232595205307007},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.49015507102012634},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.44881385564804077},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4424014687538147},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36549603939056396},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.28440168499946594}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7494709491729736},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6472148895263672},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5391348600387573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.525581419467926},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.5232595205307007},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.49015507102012634},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.44881385564804077},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4424014687538147},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36549603939056396},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28440168499946594},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2015.7477332","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2015.7477332","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE Hot Chips 27 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5899999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2172228568","https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2532375706","https://openalex.org/W4239668215","https://openalex.org/W2379636925","https://openalex.org/W2390600871"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,18],"a":[4],"collection":[5],"slides":[7],"from":[8],"the":[9,19],"author's":[10],"conference":[11],"presentation.":[12],"The":[13],"presentation":[14],"provides":[15],"an":[16],"overview":[17],"Kalray":[20],"MPPA":[21],"Manycore":[22],"Processor.":[23]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}