{"id":"https://openalex.org/W2464633567","doi":"https://doi.org/10.1109/hotchips.2014.7478811","title":"Hot Chips 2014 Nvidia's denver processor","display_name":"Hot Chips 2014 Nvidia's denver processor","publication_year":2014,"publication_date":"2014-08-01","ids":{"openalex":"https://openalex.org/W2464633567","doi":"https://doi.org/10.1109/hotchips.2014.7478811","mag":"2464633567"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2014.7478811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2014.7478811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Hot Chips 26 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002017217","display_name":"Darrell Boggs","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Darrell Boggs","raw_affiliation_strings":["CPU Architecture"],"affiliations":[{"raw_affiliation_string":"CPU Architecture","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005666290","display_name":"Gary Brown","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Gary Brown","raw_affiliation_strings":["CPU Architecture"],"affiliations":[{"raw_affiliation_string":"CPU Architecture","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089567801","display_name":"Bill Rozas","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bill Rozas","raw_affiliation_strings":["CPU Architecture"],"affiliations":[{"raw_affiliation_string":"CPU Architecture","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090472470","display_name":"Nathan Tuck","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nathan Tuck","raw_affiliation_strings":["CPU Architecture"],"affiliations":[{"raw_affiliation_string":"CPU Architecture","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079438801","display_name":"K S Venkatraman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"K S Venkatraman","raw_affiliation_strings":["CPU Architecture"],"affiliations":[{"raw_affiliation_string":"CPU Architecture","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002017217"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31136954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"25"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.15800000727176666,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.15800000727176666,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.10589999705553055,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06650000065565109,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7278199791908264},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.6527573466300964},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.616511344909668},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.43347740173339844},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4270002245903015},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3839927017688751}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7278199791908264},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.6527573466300964},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.616511344909668},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.43347740173339844},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4270002245903015},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3839927017688751},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2014.7478811","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2014.7478811","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE Hot Chips 26 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6200000047683716}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309480","display_name":"Nvidia","ror":"https://ror.org/03jdj4y14"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4387426029","https://openalex.org/W4254162896","https://openalex.org/W4388792380","https://openalex.org/W1477999932","https://openalex.org/W4386731653","https://openalex.org/W2376001620","https://openalex.org/W2925303117","https://openalex.org/W3167529338","https://openalex.org/W4285219045","https://openalex.org/W2072343831"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,30],"a":[4],"collection":[5],"slides":[7],"from":[8],"the":[9,14],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"special":[15],"features,":[16],"system":[17],"design":[18],"and":[19,23],"architectures,":[20],"processing":[21],"capabilities,":[22],"targeted":[24],"markets":[25],"for":[26],"NVIDIA's":[27],"Denver":[28],"family":[29],"processors.":[31]},"counts_by_year":[],"updated_date":"2026-03-03T08:47:05.690250","created_date":"2025-10-10T00:00:00"}