{"id":"https://openalex.org/W2500446726","doi":"https://doi.org/10.1109/hotchips.2013.7478329","title":"Exploring manycore multinode systems for irregular applications with FPGA prototyping","display_name":"Exploring manycore multinode systems for irregular applications with FPGA prototyping","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2500446726","doi":"https://doi.org/10.1109/hotchips.2013.7478329","mag":"2500446726"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2013.7478329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2013.7478329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Hot Chips 25 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049942674","display_name":"Marco Ceriani","orcid":"https://orcid.org/0000-0002-4498-5863"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Ceriani","raw_affiliation_strings":["DEIB, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081406299","display_name":"Simone Secchi","orcid":"https://orcid.org/0000-0002-8539-1578"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Simone Secchi","raw_affiliation_strings":["DEIB, Politecnico di Milano"],"affiliations":[{"raw_affiliation_string":"DEIB, Politecnico di Milano","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041853964","display_name":"Antonino Tumeo","orcid":"https://orcid.org/0000-0001-9452-120X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonino Tumeo","raw_affiliation_strings":["DIEE, Universit\u00e0 di Cagliari"],"affiliations":[{"raw_affiliation_string":"DIEE, Universit\u00e0 di Cagliari","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111373927","display_name":"Oreste Villa","orcid":null},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Oreste Villa","raw_affiliation_strings":["HPC, Pacific Northwest National Laboratory"],"affiliations":[{"raw_affiliation_string":"HPC, Pacific Northwest National Laboratory","institution_ids":["https://openalex.org/I142606810"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077005193","display_name":"Gianluca Palermo","orcid":"https://orcid.org/0000-0001-7955-8012"},"institutions":[{"id":"https://openalex.org/I142606810","display_name":"Pacific Northwest National Laboratory","ror":"https://ror.org/05h992307","country_code":"US","type":"facility","lineage":["https://openalex.org/I1325736334","https://openalex.org/I1330989302","https://openalex.org/I142606810","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gianluca Palermo","raw_affiliation_strings":["HPC, Pacific Northwest National Laboratory"],"affiliations":[{"raw_affiliation_string":"HPC, Pacific Northwest National Laboratory","institution_ids":["https://openalex.org/I142606810"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5049942674"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26604767,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12292","display_name":"Graph Theory and Algorithms","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.843949019908905},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.7602115869522095},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6211276054382324},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.5274788737297058},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5036012530326843},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.49917101860046387},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49636274576187134},{"id":"https://openalex.org/keywords/locality-of-reference","display_name":"Locality of reference","score":0.46886637806892395},{"id":"https://openalex.org/keywords/pointer","display_name":"Pointer (user interface)","score":0.4382275342941284},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.35594892501831055},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2541232407093048},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13798308372497559}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.843949019908905},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.7602115869522095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6211276054382324},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.5274788737297058},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5036012530326843},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.49917101860046387},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49636274576187134},{"id":"https://openalex.org/C27602214","wikidata":"https://www.wikidata.org/wiki/Q1868547","display_name":"Locality of reference","level":3,"score":0.46886637806892395},{"id":"https://openalex.org/C150202949","wikidata":"https://www.wikidata.org/wiki/Q107602","display_name":"Pointer (user interface)","level":2,"score":0.4382275342941284},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.35594892501831055},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2541232407093048},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13798308372497559},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2013.7478329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2013.7478329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Hot Chips 25 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"No poverty","id":"https://metadata.un.org/sdg/1"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1555349535","https://openalex.org/W2583128298","https://openalex.org/W2053359564","https://openalex.org/W2161159383","https://openalex.org/W1495260638","https://openalex.org/W1511204342","https://openalex.org/W2369125128","https://openalex.org/W2369223577","https://openalex.org/W2010020348","https://openalex.org/W2142761843"],"abstract_inverted_index":{"New":[0],"knowledge":[1],"discovery":[2],"applications,":[3],"such":[4],"as":[5],"social":[6],"network":[7],"analysis,":[8],"employ":[9,38],"big":[10],"pointer-based":[11],"data":[12],"structures,":[13],"including":[14],"graphs":[15],"or":[16,64],"trees.":[17],"They":[18,44],"have":[19,62],"large":[20],"amounts":[21],"of":[22,86,107],"latent":[23],"parallelism,":[24],"but":[25],"the":[26,82],"memory":[27],"patterns":[28],"are":[29,45,71],"highly":[30],"irregular.":[31],"Current":[32],"High":[33],"Performance":[34],"Computing":[35],"(HPC)":[36],"systems":[37],"processors":[39],"with":[40,53,93],"advanced":[41],"cache":[42],"hierarchies.":[43],"optimized":[46],"for":[47],"regular":[48,111],"computations":[49],"and":[50,56,84,112],"scientific":[51],"applications":[52,61,88],"high":[54],"temporal":[55],"spatial":[57],"locality.":[58,66],"Conversely,":[59],"irregular":[60,87,113],"poor":[63],"no":[65],"In":[67],"addition,":[68],"their":[69],"datasets":[70],"very":[72],"difficult":[73],"to":[74],"partition":[75],"in":[76],"a":[77],"balanced":[78],"way.":[79],"Speed":[80],"up":[81],"execution":[83],"development":[85],"on":[89],"commodity":[90],"multi-core":[91],"architectures":[92],"limited":[94],"additional":[95],"custom":[96],"hardware.":[97],"The":[98],"target":[99],"is":[100],"designing":[101],"more":[102],"cost-effective":[103],"HPC":[104],"clusters":[105],"capable":[106],"efficiently":[108],"supporting":[109],"both":[110],"applications.":[114]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}