{"id":"https://openalex.org/W2415360376","doi":"https://doi.org/10.1109/hotchips.2013.7478320","title":"Hardware-level thread migration in a 110-core shared-memory multiprocessor","display_name":"Hardware-level thread migration in a 110-core shared-memory multiprocessor","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2415360376","doi":"https://doi.org/10.1109/hotchips.2013.7478320","mag":"2415360376"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2013.7478320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2013.7478320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Hot Chips 25 Symposium (HCS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067207130","display_name":"Mieszko Lis","orcid":"https://orcid.org/0000-0003-3376-4384"},"institutions":[{"id":"https://openalex.org/I79189158","display_name":"University of Castilla-La Mancha","ror":"https://ror.org/05r78ng12","country_code":"ES","type":"education","lineage":["https://openalex.org/I79189158"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mieszko Lis","raw_affiliation_strings":["Institute for Energy Research and Industrial Application, University of Castilla-La Mancha, Ciudad Real, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Energy Research and Industrial Application, University of Castilla-La Mancha, Ciudad Real, Spain","institution_ids":["https://openalex.org/I79189158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017229207","display_name":"Keun Sup Shim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210162431","display_name":"ESS Bilbao","ror":"https://ror.org/05ans4e98","country_code":"ES","type":"other","lineage":["https://openalex.org/I4210162431"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Keun Sup Shim","raw_affiliation_strings":["ESS Bilbao Consortium, Zamudio, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ESS Bilbao Consortium, Zamudio, Spain","institution_ids":["https://openalex.org/I4210162431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080531482","display_name":"Brandon Cho","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Brandon Cho","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"Ilia Lebedev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ilia Lebedev","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5000525449","display_name":"Srinivas Devadas","orcid":"https://orcid.org/0000-0001-8253-7714"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Srinivas Devadas","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7173,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.68508842,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8070964813232422},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7434253096580505},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6853829622268677},{"id":"https://openalex.org/keywords/locality","display_name":"Locality","score":0.6476933360099792},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6324098110198975},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5758174657821655},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4990377426147461},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.49440646171569824},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.48727500438690186},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4182949662208557},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4058777987957001},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3438403010368347},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2821909785270691},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.17082035541534424}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8070964813232422},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7434253096580505},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6853829622268677},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.6476933360099792},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6324098110198975},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5758174657821655},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4990377426147461},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.49440646171569824},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.48727500438690186},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4182949662208557},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4058777987957001},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3438403010368347},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2821909785270691},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.17082035541534424},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2013.7478320","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2013.7478320","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Hot Chips 25 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7599999904632568,"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1523724142","https://openalex.org/W1578182896","https://openalex.org/W1963637299","https://openalex.org/W1978187377","https://openalex.org/W1997576530","https://openalex.org/W2062173292","https://openalex.org/W2068952275","https://openalex.org/W2090776550","https://openalex.org/W2097346625","https://openalex.org/W2099828501","https://openalex.org/W2120726537","https://openalex.org/W2122718561","https://openalex.org/W2122736911","https://openalex.org/W2122764141","https://openalex.org/W2126372249","https://openalex.org/W2127497003","https://openalex.org/W2134782496","https://openalex.org/W2137196255","https://openalex.org/W2139239342","https://openalex.org/W2140455011","https://openalex.org/W2140643961","https://openalex.org/W2141803205","https://openalex.org/W2141969311","https://openalex.org/W2143515003","https://openalex.org/W2144154231","https://openalex.org/W2148985500","https://openalex.org/W2151233837","https://openalex.org/W2156520818","https://openalex.org/W2161309452","https://openalex.org/W2163554928","https://openalex.org/W2163947040","https://openalex.org/W2164988937","https://openalex.org/W2168863325","https://openalex.org/W2534660899"],"related_works":["https://openalex.org/W2326041751","https://openalex.org/W2084977540","https://openalex.org/W2120726537","https://openalex.org/W1977539175","https://openalex.org/W2008368885","https://openalex.org/W2014530133","https://openalex.org/W2337418885","https://openalex.org/W4207012101","https://openalex.org/W4236792899","https://openalex.org/W2533162525"],"abstract_inverted_index":{"Advantages":[0],"-":[1,17,30,45,65,76,83,95],"significantly":[2],"reduces":[3],"traffic":[4,13],"on":[5,58],"high-locality":[6],"workloads":[7,46],"up":[8],"to":[9,19,104],"14x":[10],"reduction":[11],"in":[12,14,53],"some":[15,99],"benchmarks":[16],"simple":[18],"implement":[20],"and":[21,87],"verify":[22],"(indep.":[23],"of":[24],"core":[25,37,42],"count,":[26],"no":[27],"transient":[28],"states)":[29],"decentralized":[31],"&":[32],"trivially":[33],"scalable":[34],"(only":[35],"#":[36],"ID":[38],"bits,":[39],"addr":[40],"\u2194":[41],"mapping)":[43],"Challenges":[44],"should":[47],"be":[48,90],"optimized":[49],"with":[50],"memory":[51],"model":[52],"mind":[54],"(like":[55],"allocating":[56],"data":[57],"cache":[59],"line":[60],"boundaries":[61],"but":[62],"more":[63],"coarse-grained)":[64],"automatically":[66],"mapping":[67],"allocation":[68],"over":[69],"cores":[70,100],"not":[71],"a":[72],"trivial":[73],"problem":[74],"Opportunities":[75],"fine-grained":[77],"migration":[78],"is":[79],"an":[80],"enabling":[81],"technology":[82],"since":[84],"it's":[85],"cheap":[86],"responsive,":[88],"can":[89],"used":[91],"for":[92],"almost":[93],"anything":[94],"e.g.,":[96],"if":[97],"only":[98],"have":[101],"FPUs,":[102],"migrate":[103],"access":[105],"FPU.":[106]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}