{"id":"https://openalex.org/W2550927922","doi":"https://doi.org/10.1109/hotchips.2012.7476488","title":"ADI's revolutionary BF60x vision focused digital signal processor system on chip: 25 billion operations/sec @ 80 mW and zero bandwidth","display_name":"ADI's revolutionary BF60x vision focused digital signal processor system on chip: 25 billion operations/sec @ 80 mW and zero bandwidth","publication_year":2012,"publication_date":"2012-08-01","ids":{"openalex":"https://openalex.org/W2550927922","doi":"https://doi.org/10.1109/hotchips.2012.7476488","mag":"2550927922"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2012.7476488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2012.7476488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Hot Chips 24 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083146774","display_name":"Robert Bushey","orcid":null},"institutions":[{"id":"https://openalex.org/I204983213","display_name":"Harbin Institute of Technology","ror":"https://ror.org/01yqg2h08","country_code":"CN","type":"education","lineage":["https://openalex.org/I204983213"]},{"id":"https://openalex.org/I4210121626","display_name":"Signal Processing (United States)","ror":"https://ror.org/021gzyw51","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121626"]},{"id":"https://openalex.org/I4387153206","display_name":"Solamalai College of Engineering","ror":"https://ror.org/016701m24","country_code":null,"type":"education","lineage":["https://openalex.org/I4387153206"]}],"countries":["CN","US"],"is_corresponding":true,"raw_author_name":"Robert Bushey","raw_affiliation_strings":["Processor & Digital Signal Processing Core Products & Technologies Group, ADI, USA","School of Computer Science and Technology, Harbin Institute of Technology, Harbin, China","Department of Electronics and Communication Engineering, Kamaraj College of Engineering and Technology, Virudhunagar"],"affiliations":[{"raw_affiliation_string":"Processor & Digital Signal Processing Core Products & Technologies Group, ADI, USA","institution_ids":["https://openalex.org/I4210121626"]},{"raw_affiliation_string":"School of Computer Science and Technology, Harbin Institute of Technology, Harbin, China","institution_ids":["https://openalex.org/I204983213"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Kamaraj College of Engineering and Technology, Virudhunagar","institution_ids":["https://openalex.org/I4387153206"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5083146774"],"corresponding_institution_ids":["https://openalex.org/I204983213","https://openalex.org/I4210121626","https://openalex.org/I4387153206"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.31149813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9409999847412109,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9136999845504761,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7524611949920654},{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.6490637063980103},{"id":"https://openalex.org/keywords/core-product","display_name":"Core product","score":0.5568759441375732},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5140339136123657},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4915553033351898},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4892442226409912},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.48854193091392517},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.48733338713645935},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.4816252589225769},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4538577198982239},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4434853196144104},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34891676902770996},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.23503395915031433},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.23459327220916748},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14771538972854614}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7524611949920654},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.6490637063980103},{"id":"https://openalex.org/C81163149","wikidata":"https://www.wikidata.org/wiki/Q5170207","display_name":"Core product","level":3,"score":0.5568759441375732},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5140339136123657},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4915553033351898},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4892442226409912},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.48854193091392517},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.48733338713645935},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.4816252589225769},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4538577198982239},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4434853196144104},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34891676902770996},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.23503395915031433},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.23459327220916748},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14771538972854614},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2012.7476488","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2012.7476488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE Hot Chips 24 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2319687164","https://openalex.org/W1556297113","https://openalex.org/W2572037897","https://openalex.org/W2077289773","https://openalex.org/W2352569066","https://openalex.org/W2379636925","https://openalex.org/W3046508871","https://openalex.org/W2390600871","https://openalex.org/W1927072911","https://openalex.org/W4239668215"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,26,42],"a":[4],"collection":[5],"slides":[7],"from":[8],"the":[9,27,39,74],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"Analog":[14],"Devices's":[15],"(ADI)":[16],"Blackfin":[17,44],"(BF60x)":[18],"vision":[19,53],"focused":[20],"digital":[21],"signal":[22],"processor":[23,45],"system-on-chip.":[24],"Some":[25],"specific":[28],"topics":[29],"discussed":[30],"include:":[31],"ADI's":[32,43],"core":[33],"product":[34],"line":[35],"and":[36,57,62,73,76],"markets":[37],"served;":[38],"special":[40],"features":[41],"specifications;":[46,59],"advanced":[47],"driver":[48],"assistance":[49],"technologies":[50],"that":[51],"use":[52],"processing;":[54],"BlackFin":[55],"architecture":[56],"system":[58],"video":[60],"subsystems":[61],"interconnect":[63],"facilities;":[64],"key":[65],"function":[66],"level":[67],"processing":[68],"blocks;":[69],"video/image":[70],"analysis":[71],"capabilities;":[72],"marketing":[75],"technical":[77],"requirements":[78],"for":[79],"future":[80],"coprocessor":[81],"designs.":[82]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}