{"id":"https://openalex.org/W2466405623","doi":"https://doi.org/10.1109/hotchips.2011.7477510","title":"Power management architecture of the 2nd generation Intel\u00ae Core microarchitecture, formerly codenamed Sandy Bridge","display_name":"Power management architecture of the 2nd generation Intel\u00ae Core microarchitecture, formerly codenamed Sandy Bridge","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2466405623","doi":"https://doi.org/10.1109/hotchips.2011.7477510","mag":"2466405623"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2011.7477510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2011.7477510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Hot Chips 23 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110422929","display_name":"Efi Rotem","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Efi Rotem","raw_affiliation_strings":["Sandy Bridge power architect"],"affiliations":[{"raw_affiliation_string":"Sandy Bridge power architect","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063841277","display_name":"Alon Naveh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alon Naveh","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004286614","display_name":"Doron Rajwan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Doron Rajwan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002096173","display_name":"Avinash Ananthakrishnan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Avinash Ananthakrishnan","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5018457486","display_name":"Eli Weissmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Eli Weissmann","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5110422929"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":9.7921,"has_fulltext":false,"cited_by_count":83,"citation_normalized_percentile":{"value":0.98508425,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"33"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.989799976348877,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.9119018316268921},{"id":"https://openalex.org/keywords/bridge","display_name":"Bridge (graph theory)","score":0.7011584043502808},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6683323383331299},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6646604537963867},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6084731817245483},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.49091917276382446},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4535147547721863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39679086208343506},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3249380886554718},{"id":"https://openalex.org/keywords/history","display_name":"History","score":0.07677465677261353}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.9119018316268921},{"id":"https://openalex.org/C100776233","wikidata":"https://www.wikidata.org/wiki/Q2532492","display_name":"Bridge (graph theory)","level":2,"score":0.7011584043502808},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6683323383331299},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6646604537963867},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6084731817245483},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.49091917276382446},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4535147547721863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39679086208343506},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3249380886554718},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.07677465677261353},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126322002","wikidata":"https://www.wikidata.org/wiki/Q11180","display_name":"Internal medicine","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2011.7477510","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2011.7477510","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Hot Chips 23 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W122453572","https://openalex.org/W2466405623","https://openalex.org/W2351011383","https://openalex.org/W2146879484","https://openalex.org/W4221002079","https://openalex.org/W1757458251","https://openalex.org/W2141090099","https://openalex.org/W2045325972","https://openalex.org/W1980898636","https://openalex.org/W3008777550"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,38],"a":[4,30],"collection":[5],"slides":[7],"from":[8],"the":[9,14,35],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"special":[15],"features,":[16],"system":[17],"design":[18],"and":[19,23],"architectures,":[20],"processing":[21],"capabilities,":[22],"targeted":[24],"markets":[25],"for":[26,34],"Intel's":[27,39],"Sandy":[28],"Bridge,":[29],"power":[31],"management":[32],"architecture":[33],"second":[36],"generation":[37],"core":[40],"microarchitecture.":[41]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":12},{"year":2015,"cited_by_count":11},{"year":2014,"cited_by_count":17},{"year":2013,"cited_by_count":18},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}
