{"id":"https://openalex.org/W2471791811","doi":"https://doi.org/10.1109/hotchips.2011.7477495","title":"Xilinx Zynq-7000 EPP: An extensible processing platform family","display_name":"Xilinx Zynq-7000 EPP: An extensible processing platform family","publication_year":2011,"publication_date":"2011-08-01","ids":{"openalex":"https://openalex.org/W2471791811","doi":"https://doi.org/10.1109/hotchips.2011.7477495","mag":"2471791811"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2011.7477495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2011.7477495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Hot Chips 23 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032096296","display_name":"Vidya Rajagopalan","orcid":"https://orcid.org/0009-0003-6569-0604"},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Vidya Rajagopalan","raw_affiliation_strings":["Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","Lawrence Berkeley National Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Lawrence Berkeley National Laboratory","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112761076","display_name":"Vamsi Boppana","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Vamsi Boppana","raw_affiliation_strings":["Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","Lawrence Berkeley National Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Lawrence Berkeley National Laboratory","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111803176","display_name":"Sandeep Dutta","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES","US"],"is_corresponding":false,"raw_author_name":"Sandeep Dutta","raw_affiliation_strings":["Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","Lawrence Berkeley National Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Signal Theory and Communications, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Lawrence Berkeley National Laboratory","institution_ids":["https://openalex.org/I148283060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010566500","display_name":"Brad Taylor","orcid":null},"institutions":[{"id":"https://openalex.org/I1282311441","display_name":"Lawrence Livermore National Laboratory","ror":"https://ror.org/041nk4h53","country_code":"US","type":"facility","lineage":["https://openalex.org/I1282311441","https://openalex.org/I1330989302","https://openalex.org/I198811213","https://openalex.org/I4210138311"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brad Taylor","raw_affiliation_strings":["Lawrence Livermore National Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lawrence Livermore National Laboratory","institution_ids":["https://openalex.org/I1282311441"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030738948","display_name":"Ralph Wittig","orcid":null},"institutions":[{"id":"https://openalex.org/I148283060","display_name":"Lawrence Berkeley National Laboratory","ror":"https://ror.org/02jbv0t02","country_code":"US","type":"facility","lineage":["https://openalex.org/I1330989302","https://openalex.org/I148283060","https://openalex.org/I39565521"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ralph Wittig","raw_affiliation_strings":["Lawrence Berkeley National Laboratory"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lawrence Berkeley National Laboratory","institution_ids":["https://openalex.org/I148283060"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.5599,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.90647178,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.5325999855995178,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.5325999855995178,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.5006999969482422,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.46540001034736633,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.8352679014205933},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.774269163608551},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.738521933555603},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.710620641708374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6322143077850342},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.6093137264251709},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5823875665664673},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4843395948410034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4759901762008667},{"id":"https://openalex.org/keywords/macrocell-array","display_name":"Macrocell array","score":0.41756927967071533},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4141503572463989},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.41018927097320557},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.288263201713562},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.15839719772338867},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.06949412822723389}],"concepts":[{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.8352679014205933},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.774269163608551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.738521933555603},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.710620641708374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6322143077850342},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.6093137264251709},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5823875665664673},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4843395948410034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4759901762008667},{"id":"https://openalex.org/C142278197","wikidata":"https://www.wikidata.org/wiki/Q4284934","display_name":"Macrocell array","level":5,"score":0.41756927967071533},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4141503572463989},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.41018927097320557},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.288263201713562},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.15839719772338867},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.06949412822723389},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2011.7477495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2011.7477495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE Hot Chips 23 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W2466591189","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W2014165129","https://openalex.org/W2764789987"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6],"a":[4],"collection":[5],"slides":[7],"from":[8],"the":[9,14],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"special":[15],"features,":[16],"system":[17],"design,":[18],"processing":[19],"capabilities,":[20],"and":[21,30],"targeted":[22],"markets":[23],"for":[24],"Xilinz's":[25],"Zyng-7000":[26],"Extensible":[27],"Processing":[28],"Platform":[29],"Zync":[31],"SoC":[32],"device":[33],"family":[34],"with":[35],"integrated":[36],"programmable":[37],"logic.":[38]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}