{"id":"https://openalex.org/W2400699552","doi":"https://doi.org/10.1109/hotchips.2009.7478375","title":"SoC for car navigation systems with a 53.3 GOPS image recognition engine","display_name":"SoC for car navigation systems with a 53.3 GOPS image recognition engine","publication_year":2009,"publication_date":"2009-08-01","ids":{"openalex":"https://openalex.org/W2400699552","doi":"https://doi.org/10.1109/hotchips.2009.7478375","mag":"2400699552"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2009.7478375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2009.7478375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Hot Chips 21 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081932010","display_name":"Hideaki Kido","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Hideaki Kido","raw_affiliation_strings":["Hitachi Ltd"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111757001","display_name":"Shoji Muramatsu","orcid":null},"institutions":[{"id":"https://openalex.org/I65143321","display_name":"Hitachi (Japan)","ror":"https://ror.org/02exqgm79","country_code":"JP","type":"company","lineage":["https://openalex.org/I65143321"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shoji Muramatsu","raw_affiliation_strings":["Hitachi Ltd"],"affiliations":[{"raw_affiliation_string":"Hitachi Ltd","institution_ids":["https://openalex.org/I65143321"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047354288","display_name":"Yasuhiko Hoshi","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yasuhiko Hoshi","raw_affiliation_strings":["Renesas Technology Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030468812","display_name":"Hiroyuki Hamasaki","orcid":"https://orcid.org/0000-0002-6367-1616"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hiroyuki Hamasaki","raw_affiliation_strings":["Renesas Technology Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041013660","display_name":"Atsuhi Nakamura","orcid":null},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atsuhi Nakamura","raw_affiliation_strings":["Renesas Technology Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation","institution_ids":["https://openalex.org/I75636454"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103429876","display_name":"Akihiro Yamamoto","orcid":"https://orcid.org/0009-0005-3727-697X"},"institutions":[{"id":"https://openalex.org/I75636454","display_name":"Renesas Electronics (United States)","ror":"https://ror.org/014775w70","country_code":"US","type":"company","lineage":["https://openalex.org/I4210153176","https://openalex.org/I75636454"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akihiro Yamamoto","raw_affiliation_strings":["Renesas Technology Corporation"],"affiliations":[{"raw_affiliation_string":"Renesas Technology Corporation","institution_ids":["https://openalex.org/I75636454"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5081932010"],"corresponding_institution_ids":["https://openalex.org/I65143321"],"apc_list":null,"apc_paid":null,"fwci":0.7915,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76092748,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9897000193595886,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9745000004768372,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7632865309715271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544167041778564},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6552280783653259},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5924858450889587},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5091676115989685},{"id":"https://openalex.org/keywords/parallel-architecture","display_name":"Parallel architecture","score":0.49779772758483887},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4889887571334839},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4468298852443695},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.4397750794887543},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36194664239883423},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3266921043395996},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3211875557899475},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.25723540782928467},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.20203900337219238}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7632865309715271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544167041778564},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6552280783653259},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5924858450889587},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5091676115989685},{"id":"https://openalex.org/C2985918086","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel architecture","level":3,"score":0.49779772758483887},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4889887571334839},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4468298852443695},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.4397750794887543},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36194664239883423},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3266921043395996},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3211875557899475},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.25723540782928467},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.20203900337219238},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2009.7478375","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2009.7478375","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Hot Chips 21 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2017449983","https://openalex.org/W4385730960","https://openalex.org/W2993622674","https://openalex.org/W1833044483"],"abstract_inverted_index":{"SH-Navi3":[0],"embeds":[1],":":[2,10,14],"High":[3],"performance":[4],"dual":[5],"RISC":[6],"processors":[7],"(1920":[8],"MIPS)":[9],"2D/3D":[11],"graphic":[12],"accelerators":[13],"Image":[15],"recognition":[16],"engine":[17],"-":[18,33],"High-speed":[19],"processing":[20,25],"(up":[21],"to":[22],"53.3GOPS):":[23],"parallel":[24],"+":[26,29],"pipeline":[27],"architecture":[28],"function":[30],"specific":[31],"accelerator":[32],"Bus":[34],"traffic":[35],"reduction":[36],"&":[37],"Line":[38],"programmability:":[39],"PIPE":[40],"architecture.":[41]},"counts_by_year":[{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}