{"id":"https://openalex.org/W2465756754","doi":"https://doi.org/10.1109/hotchips.2006.7477876","title":"Inside Intel\u00ae Core microarchitecture","display_name":"Inside Intel\u00ae Core microarchitecture","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2465756754","doi":"https://doi.org/10.1109/hotchips.2006.7477876","mag":"2465756754"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035258697","display_name":"Jack Doweck","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jack Doweck","raw_affiliation_strings":["Intel\u00ae Corporation"],"affiliations":[{"raw_affiliation_string":"Intel\u00ae Corporation","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5035258697"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":6.9685,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.97553225,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.963100016117096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.963100016117096,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.844961404800415},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.815885066986084},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8154672384262085},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5851743221282959},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5845889449119568},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5573103427886963},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.46700558066368103},{"id":"https://openalex.org/keywords/yarn","display_name":"Yarn","score":0.4467662572860718},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4136388301849365},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40606892108917236},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.2646093964576721},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11287185549736023}],"concepts":[{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.844961404800415},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.815885066986084},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8154672384262085},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5851743221282959},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5845889449119568},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5573103427886963},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.46700558066368103},{"id":"https://openalex.org/C2778787235","wikidata":"https://www.wikidata.org/wiki/Q49007","display_name":"Yarn","level":2,"score":0.4467662572860718},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4136388301849365},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40606892108917236},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.2646093964576721},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11287185549736023},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477876","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477876","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.4300000071525574}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2482815832","https://openalex.org/W2294358097","https://openalex.org/W2189498595","https://openalex.org/W1993191611","https://openalex.org/W1999755551","https://openalex.org/W3149034384","https://openalex.org/W2097410296","https://openalex.org/W2150820374","https://openalex.org/W1547865754","https://openalex.org/W2578331457"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,40,44,56,73],"a":[4,19,38,71],"collection":[5],"slides":[7],"from":[8],"the":[9,45,50],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"Intel's":[14],"Core":[15],"product":[16],"line's":[17],"microarchitecture,":[18],"new":[20],"foundation":[21],"for":[22],"Intel":[23,57],"architecture-based":[24],"mobile,":[25],"desktop,":[26],"and":[27,53,61,66,70,76],"server":[28],"processors":[29],"that":[30],"incorporates":[31],"advanced":[32],"innovations":[33],"which":[34],"optimize":[35],"performance":[36,65],"over":[37],"range":[39],"market":[41],"segments.":[42],"Some":[43],"specific":[46],"topics":[47],"discussed":[48],"include:":[49],"special":[51],"features":[52,75],"system":[54,64],"specifications":[55],"Core;":[58],"memory":[59],"management":[60],"prefetching":[62],"capabilities;":[63,69],"flexibility;":[67],"multithreading":[68],"summary":[72],"key":[74],"processing":[77],"facilities.":[78]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}