{"id":"https://openalex.org/W2466839038","doi":"https://doi.org/10.1109/hotchips.2006.7477873","title":"The tulsa processor: A dual core large shared-cache Intel\u00ae Xeon processor 7000 sequence for the MP server market segment","display_name":"The tulsa processor: A dual core large shared-cache Intel\u00ae Xeon processor 7000 sequence for the MP server market segment","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2466839038","doi":"https://doi.org/10.1109/hotchips.2006.7477873","mag":"2466839038"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048730891","display_name":"Jeffrey D. Gilbert","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeffrey D. Gilbert","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005503699","display_name":"Stephen H. Hunt","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen H. Hunt","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014983607","display_name":"Daniel Gunadi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daniel Gunadi","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080049197","display_name":"Ganapati Srinivas","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ganapati Srinivas","raw_affiliation_strings":["Intel Corporation, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048730891"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2787,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60247855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9769999980926514,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.7601262331008911},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7067872285842896},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5979323387145996},{"id":"https://openalex.org/keywords/core-product","display_name":"Core product","score":0.5641336441040039},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5038999915122986},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.48645302653312683},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.46379974484443665},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.4541676342487335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4429470896720886},{"id":"https://openalex.org/keywords/pipeline-burst-cache","display_name":"Pipeline burst cache","score":0.4342087209224701},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4156959354877472},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.41212090849876404},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.3709993064403534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3672332763671875},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.3238255977630615},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.11585327982902527}],"concepts":[{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.7601262331008911},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7067872285842896},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5979323387145996},{"id":"https://openalex.org/C81163149","wikidata":"https://www.wikidata.org/wiki/Q5170207","display_name":"Core product","level":3,"score":0.5641336441040039},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5038999915122986},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.48645302653312683},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.46379974484443665},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.4541676342487335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4429470896720886},{"id":"https://openalex.org/C157547923","wikidata":"https://www.wikidata.org/wiki/Q7197276","display_name":"Pipeline burst cache","level":5,"score":0.4342087209224701},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4156959354877472},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.41212090849876404},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.3709993064403534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3672332763671875},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.3238255977630615},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.11585327982902527},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477873","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1615383022","https://openalex.org/W2340180648","https://openalex.org/W2103667109","https://openalex.org/W2022666014","https://openalex.org/W2995515486","https://openalex.org/W2079303253","https://openalex.org/W2085237598","https://openalex.org/W2159870643","https://openalex.org/W2113124081","https://openalex.org/W2466839038"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,20,29],"a":[4],"collection":[5],"slides":[7],"from":[8,17],"the":[9,14,21,26,30,53],"author's":[10],"conference":[11],"presentation":[12],"on":[13,58],"Tulsa":[15,31,54],"Processor":[16],"Intel.":[18],"Some":[19],"specific":[22],"topics":[23],"discussed":[24],"include:":[25],"special":[27],"features":[28],"processor;":[32],"applications":[33],"for":[34,41,49],"its":[35,42],"use;":[36,62],"processing":[37],"capabilities;":[38],"targeted":[39],"markets":[40],"deployment;":[43],"paths":[44],"to":[45],"multi-core":[46],"designs;":[47],"options":[48],"multiple":[50],"core":[51],"processing;":[52],"engineering":[55],"experience":[56],"based":[57],"product":[59],"implementation":[60],"and":[61,65],"system":[63],"architecture;":[64],"tested":[66],"performance":[67],"output":[68],"results.":[69]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}