{"id":"https://openalex.org/W2463263055","doi":"https://doi.org/10.1109/hotchips.2006.7477864","title":"Design of a reusable 1GHz, superscalar ARM processor","display_name":"Design of a reusable 1GHz, superscalar ARM processor","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2463263055","doi":"https://doi.org/10.1109/hotchips.2006.7477864","mag":"2463263055"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107867318","display_name":"Stephen Hill","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Stephen Hill","raw_affiliation_strings":["ARM - Austin Design Centre"],"affiliations":[{"raw_affiliation_string":"ARM - Austin Design Centre","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5107867318"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.30664125,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9708999991416931,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.8853805065155029},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8030850887298584},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7614116668701172},{"id":"https://openalex.org/keywords/reusability","display_name":"Reusability","score":0.7218506336212158},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.7139723896980286},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5927216410636902},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.5871055126190186},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4710792303085327},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32491886615753174},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2600480318069458},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1492098867893219}],"concepts":[{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.8853805065155029},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8030850887298584},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7614116668701172},{"id":"https://openalex.org/C137981799","wikidata":"https://www.wikidata.org/wiki/Q1369184","display_name":"Reusability","level":3,"score":0.7218506336212158},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.7139723896980286},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5927216410636902},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.5871055126190186},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4710792303085327},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32491886615753174},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2600480318069458},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1492098867893219}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477864","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1521960115","https://openalex.org/W2230270457","https://openalex.org/W613182605","https://openalex.org/W2544364117","https://openalex.org/W2145523143","https://openalex.org/W2225963097","https://openalex.org/W1916582918","https://openalex.org/W2463263055","https://openalex.org/W3081116756","https://openalex.org/W3175692174"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,16,24,32,40,59],"a":[4,17,38],"collection":[5],"slides":[7],"from":[8],"the":[9,14,25,33,46,49,57],"author's":[10],"conference":[11],"presentation":[12],"on":[13,51],"design":[15,52],"reusable":[18,63],"1GHz,":[19],"superscalar":[20],"ARM":[21,34],"processor.":[22],"Some":[23],"specific":[26],"topics":[27],"discussed":[28],"include:":[29],"an":[30],"overview":[31],"Cortex-A8":[35,47],"Tiger":[36],"processor;":[37,48],"comparison":[39],"reusability":[41],"versus":[42],"redeployability;":[43],"significance":[44],"to":[45],"effects":[50],"flow":[53],"and":[54,56,62],"microarchitecture;":[55],"interaction":[58],"energy":[60],"efficiency":[61],"design.":[64]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}