{"id":"https://openalex.org/W2540124478","doi":"https://doi.org/10.1109/hotchips.2006.7477750","title":"The next generation 65-nm FPGA","display_name":"The next generation 65-nm FPGA","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2540124478","doi":"https://doi.org/10.1109/hotchips.2006.7477750","mag":"2540124478"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060237645","display_name":"Steve Douglass","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Steve Douglass","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011464762","display_name":"Kees Vissers","orcid":"https://orcid.org/0000-0002-6249-315X"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kees Vissers","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086189452","display_name":"Peter Alfke","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Alfke","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060237645"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.35912286,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9713000059127808,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9713000059127808,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.968999981880188,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9232000112533569,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.8975553512573242},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8111662864685059},{"id":"https://openalex.org/keywords/microblaze","display_name":"MicroBlaze","score":0.7393040657043457},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.7050295472145081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800668239593506},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.4320659637451172},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40100476145744324},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3505273461341858}],"concepts":[{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.8975553512573242},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8111662864685059},{"id":"https://openalex.org/C2777575374","wikidata":"https://www.wikidata.org/wiki/Q1644704","display_name":"MicroBlaze","level":3,"score":0.7393040657043457},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.7050295472145081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800668239593506},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.4320659637451172},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40100476145744324},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3505273461341858},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477750","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6800000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2376312311","https://openalex.org/W2354823813","https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W1983570530","https://openalex.org/W2390042878","https://openalex.org/W2062932566","https://openalex.org/W2107168664"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,17,22,30,55],"a":[4,28],"collection":[5],"slides":[7],"from":[8],"the":[9,23,46],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"Xilinx's":[14],"Virtex-5":[15],"family":[16],"65-nm":[18],"FPGA":[19],"products.":[20],"Some":[21],"specific":[24],"topics":[25],"discussed":[26],"include:":[27],"description":[29],"Virtex":[31],"special":[32],"features,":[33],"system":[34],"specifications,":[35],"and":[36,52],"technology":[37],"innovations;":[38],"improved":[39],"I/O":[40],"performance;":[41],"benchmarking":[42],"Virtex-5,":[43],"LUT6":[44],"systems;":[45],"new":[47,53],"Microblaze":[48],"features":[49],"in":[50],"Virtex-5;":[51],"areas":[54],"technological":[56],"development.":[57]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}