{"id":"https://openalex.org/W2469129161","doi":"https://doi.org/10.1109/hotchips.2006.7477748","title":"Z-RAM\u00ae ultra-dense memory for 90nm and below","display_name":"Z-RAM\u00ae ultra-dense memory for 90nm and below","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2469129161","doi":"https://doi.org/10.1109/hotchips.2006.7477748","mag":"2469129161"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075937767","display_name":"David Fisch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114087","display_name":"Silicon Works (South Korea)","ror":"https://ror.org/02gada206","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210114087"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["KR","US"],"is_corresponding":true,"raw_author_name":"David E. Fisch","raw_affiliation_strings":["Innovative Silicon Inc"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon Inc","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I4210114087"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005502565","display_name":"A.P. Singh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114087","display_name":"Silicon Works (South Korea)","ror":"https://ror.org/02gada206","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210114087"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Anant Singh","raw_affiliation_strings":["Innovative Silicon Inc"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon Inc","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I4210114087"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070487248","display_name":"Greg Popov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114087","display_name":"Silicon Works (South Korea)","ror":"https://ror.org/02gada206","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210114087"]},{"id":"https://openalex.org/I93085520","display_name":"Silicon Labs (United States)","ror":"https://ror.org/02dyqfb80","country_code":"US","type":"company","lineage":["https://openalex.org/I93085520"]}],"countries":["KR","US"],"is_corresponding":false,"raw_author_name":"Greg Popov","raw_affiliation_strings":["Innovative Silicon Inc"],"affiliations":[{"raw_affiliation_string":"Innovative Silicon Inc","institution_ids":["https://openalex.org/I93085520","https://openalex.org/I4210114087"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075937767"],"corresponding_institution_ids":["https://openalex.org/I4210114087","https://openalex.org/I93085520"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.34841546,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6593475341796875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6501332521438599},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5595544576644897},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5139378905296326},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4874105751514435},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4565330445766449},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45496660470962524},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4345608949661255},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.43007394671440125},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.41999754309654236},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.3573372960090637},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3457372784614563},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.33339619636535645},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.332206130027771},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.32518792152404785}],"concepts":[{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6593475341796875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6501332521438599},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5595544576644897},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5139378905296326},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4874105751514435},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4565330445766449},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45496660470962524},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4345608949661255},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.43007394671440125},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.41999754309654236},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.3573372960090637},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3457372784614563},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.33339619636535645},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.332206130027771},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.32518792152404785},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477748","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477748","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4285257158","https://openalex.org/W2185519377","https://openalex.org/W2898989424","https://openalex.org/W4293159259","https://openalex.org/W2171888576","https://openalex.org/W2505369450","https://openalex.org/W1494152240","https://openalex.org/W919907138","https://openalex.org/W956872486","https://openalex.org/W2087924605"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,22,30],"a":[4],"collection":[5],"slides":[7],"from":[8],"the":[9,23,31],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"Innovative":[14],"Silicon's":[15],"Z-RAM,":[16],"an":[17,28],"ultra-dense":[18],"memory":[19,46],"processor.":[20],"Some":[21],"specific":[24],"topics":[25],"discussed":[26],"include:":[27],"overview":[29],"device":[32],"and":[33,40,57],"its":[34],"system":[35],"architecture;":[36],"major":[37],"processing":[38],"challenges;":[39],"key":[41],"Z-RAM":[42],"performance":[43],"factors,":[44],"including":[45],"density,":[47],"speed":[48],"processing,":[49],"pipeline":[50],"operations,":[51],"routing":[52],"impact,":[53],"active":[54],"power":[55,59],"capabilities,":[56],"standby":[58],"facilities.":[60]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}