{"id":"https://openalex.org/W2464616025","doi":"https://doi.org/10.1109/hotchips.2006.7477747","title":"The AMD Opteron\u2122 CMP NorthBridge architecture: Now and in the future","display_name":"The AMD Opteron\u2122 CMP NorthBridge architecture: Now and in the future","publication_year":2006,"publication_date":"2006-08-01","ids":{"openalex":"https://openalex.org/W2464616025","doi":"https://doi.org/10.1109/hotchips.2006.7477747","mag":"2464616025"},"language":"en","primary_location":{"id":"doi:10.1109/hotchips.2006.7477747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000069436","display_name":"Pat Conway","orcid":null},"institutions":[{"id":"https://openalex.org/I122534668","display_name":"Marche Polytechnic University","ror":"https://ror.org/00x69rs40","country_code":"IT","type":"education","lineage":["https://openalex.org/I122534668"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Pat Conway","raw_affiliation_strings":["DIISM, Universit\u00e0 Politecnica delle Marche, Ancona, Italy","Xavier University"],"affiliations":[{"raw_affiliation_string":"DIISM, Universit\u00e0 Politecnica delle Marche, Ancona, Italy","institution_ids":["https://openalex.org/I122534668"]},{"raw_affiliation_string":"Xavier University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110477991","display_name":"Bill Hughes","orcid":null},"institutions":[{"id":"https://openalex.org/I122534668","display_name":"Marche Polytechnic University","ror":"https://ror.org/00x69rs40","country_code":"IT","type":"education","lineage":["https://openalex.org/I122534668"]},{"id":"https://openalex.org/I82497590","display_name":"Auburn University","ror":"https://ror.org/02v80fc35","country_code":"US","type":"education","lineage":["https://openalex.org/I82497590"]}],"countries":["IT","US"],"is_corresponding":false,"raw_author_name":"Bill Hughes","raw_affiliation_strings":["Auburn University","DIISM, Universit\u00e0 Politecnica delle Marche, Ancona, Italy"],"affiliations":[{"raw_affiliation_string":"Auburn University","institution_ids":["https://openalex.org/I82497590"]},{"raw_affiliation_string":"DIISM, Universit\u00e0 Politecnica delle Marche, Ancona, Italy","institution_ids":["https://openalex.org/I122534668"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5000069436"],"corresponding_institution_ids":["https://openalex.org/I122534668"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.30685309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"30"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9699000120162964,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/x86","display_name":"x86","score":0.8196287155151367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7726032137870789},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5701742768287659},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5342034101486206},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5238699316978455},{"id":"https://openalex.org/keywords/presentation","display_name":"Presentation (obstetrics)","score":0.4758051335811615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40282562375068665},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.12660819292068481}],"concepts":[{"id":"https://openalex.org/C170723468","wikidata":"https://www.wikidata.org/wiki/Q182933","display_name":"x86","level":3,"score":0.8196287155151367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7726032137870789},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5701742768287659},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5342034101486206},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5238699316978455},{"id":"https://openalex.org/C2777601897","wikidata":"https://www.wikidata.org/wiki/Q3409113","display_name":"Presentation (obstetrics)","level":2,"score":0.4758051335811615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40282562375068665},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.12660819292068481},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C126838900","wikidata":"https://www.wikidata.org/wiki/Q77604","display_name":"Radiology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hotchips.2006.7477747","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hotchips.2006.7477747","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2006 IEEE Hot Chips 18 Symposium (HCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6200000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4254787146","https://openalex.org/W2390939225","https://openalex.org/W2348052088","https://openalex.org/W2253836836","https://openalex.org/W2253672926","https://openalex.org/W4205281737","https://openalex.org/W1992604140","https://openalex.org/W2390719859","https://openalex.org/W2178043964","https://openalex.org/W2888337026"],"abstract_inverted_index":{"This":[0],"article":[1],"consists":[2],"of":[3,6,23,34,41,57],"a":[4,39],"collection":[5],"slides":[7],"from":[8],"the":[9,16,24,29,47],"author's":[10],"conference":[11],"presentation":[12],"on":[13],"AMD's":[14],"Opteron,":[15],"company's":[17],"dual-core":[18],"64-bit":[19],"x86":[20],"processor.":[21],"Some":[22],"specific":[25],"topics":[26],"discussed":[27],"include:":[28],"features":[30],"and":[31,43,53],"system":[32,45],"specifications":[33],"Opteron;":[35],"memory":[36],"management":[37],"facilities;":[38],"comparison":[40],"previous":[42],"current":[44],"architectures;":[46],"BorthBridge":[48],"command":[49],"processing":[50],"flow":[51],"architecture;":[52],"planned":[54],"next":[55],"generation":[56],"processor":[58],"technologies.":[59]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}