{"id":"https://openalex.org/W2772639423","doi":"https://doi.org/10.1109/hldvt.2017.8167458","title":"A novel SAT-based ATPG approach for transition delay faults","display_name":"A novel SAT-based ATPG approach for transition delay faults","publication_year":2017,"publication_date":"2017-10-01","ids":{"openalex":"https://openalex.org/W2772639423","doi":"https://doi.org/10.1109/hldvt.2017.8167458","mag":"2772639423"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2017.8167458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2017.8167458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004330946","display_name":"Farzaneh Zokaee","orcid":"https://orcid.org/0000-0002-2080-1724"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Farzaneh Zokaee","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047739102","display_name":"Hossein Sabaghian-Bidgoli","orcid":null},"institutions":[{"id":"https://openalex.org/I105818395","display_name":"University of Kashan","ror":"https://ror.org/015zmr509","country_code":"IR","type":"education","lineage":["https://openalex.org/I105818395"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Hossein Sabaghian-Bidgoli","raw_affiliation_strings":["Department of Computer Engineering, University of Kashan, Kashan, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, University of Kashan, Kashan, Iran","institution_ids":["https://openalex.org/I105818395"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048957809","display_name":"Vahid Janfaza","orcid":"https://orcid.org/0000-0002-8656-4848"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Vahid Janfaza","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032487759","display_name":"Payman Behnam","orcid":"https://orcid.org/0000-0002-3826-9123"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Payman Behnam","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4624,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64785813,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"8","issue":null,"first_page":"17","last_page":"22"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9225515127182007},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6628071069717407},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6408395767211914},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5350668430328369},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.5092459917068481},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.49840784072875977},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.49715450406074524},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.49448204040527344},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4927070438861847},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.4895544946193695},{"id":"https://openalex.org/keywords/boolean-satisfiability-problem","display_name":"Boolean satisfiability problem","score":0.4866974651813507},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4676463305950165},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39200472831726074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22805407643318176},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18082430958747864},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1546301245689392},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.13176989555358887}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9225515127182007},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6628071069717407},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6408395767211914},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5350668430328369},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.5092459917068481},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.49840784072875977},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.49715450406074524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.49448204040527344},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4927070438861847},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.4895544946193695},{"id":"https://openalex.org/C6943359","wikidata":"https://www.wikidata.org/wiki/Q875276","display_name":"Boolean satisfiability problem","level":2,"score":0.4866974651813507},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4676463305950165},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39200472831726074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22805407643318176},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18082430958747864},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1546301245689392},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.13176989555358887},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2017.8167458","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2017.8167458","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1518705996","https://openalex.org/W1975756435","https://openalex.org/W1999788907","https://openalex.org/W2003295533","https://openalex.org/W2007744600","https://openalex.org/W2032893376","https://openalex.org/W2057841119","https://openalex.org/W2061946964","https://openalex.org/W2095971709","https://openalex.org/W2105498616","https://openalex.org/W2148873009","https://openalex.org/W2157446275","https://openalex.org/W2171020103","https://openalex.org/W2267298653","https://openalex.org/W2296261930","https://openalex.org/W2346030950","https://openalex.org/W2381967304","https://openalex.org/W2964209235","https://openalex.org/W6600530048","https://openalex.org/W6643912535"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W2019500818"],"abstract_inverted_index":{"Along":[0],"with":[1,78,85],"advances":[2],"in":[3,76,121],"modern":[4],"VLSI":[5],"technology,":[6],"delay":[7,51],"faults":[8,52],"are":[9],"becoming":[10],"ever":[11],"more":[12],"important.":[13],"On":[14],"the":[15,18,68,79,82,86,94,99,109],"other":[16],"hand,":[17],"strength":[19],"of":[20,70,73,81,96,115],"SAT-solver":[21],"engines":[22],"has":[23,118],"made":[24],"them":[25],"an":[26],"attractive":[27],"means":[28],"for":[29],"solving":[30],"many":[31],"Computer":[32],"Aided":[33],"Design":[34],"(CAD)":[35],"problems.":[36],"This":[37],"paper":[38],"presents":[39],"a":[40,54,122],"new":[41],"SAT-based":[42,65],"Automatic":[43],"Test":[44],"Pattern":[45],"Generation":[46],"(ATPG)":[47],"approach":[48,66],"targeting":[49],"transition":[50],"using":[53],"novel":[55,64],"8-value":[56],"encoding":[57],"system.":[58],"Experimental":[59],"results":[60],"demonstrate":[61],"that":[62],"our":[63],"requires":[67],"generation":[69,117],"fewer":[71],"number":[72,95],"test":[74,97,116],"vectors":[75],"comparison":[77],"state":[80],"art":[83],"works":[84],"same":[87],"fault":[88,105],"coverage.":[89],"In":[90],"addition,":[91],"by":[92],"increasing":[93],"patterns,":[98],"proposed":[100],"method":[101],"can":[102],"achieve":[103],"better":[104],"coverage":[106],"compared":[107],"to":[108],"existing":[110],"works.":[111],"The":[112],"whole":[113],"process":[114],"been":[119],"performed":[120],"reasonable":[123],"time.":[124]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}