{"id":"https://openalex.org/W2554037413","doi":"https://doi.org/10.1109/hldvt.2016.7748254","title":"Design centric modeling of digital hardware","display_name":"Design centric modeling of digital hardware","publication_year":2016,"publication_date":"2016-10-01","ids":{"openalex":"https://openalex.org/W2554037413","doi":"https://doi.org/10.1109/hldvt.2016.7748254","mag":"2554037413"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2016.7748254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2016.7748254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013674818","display_name":"Johannes Schreiner","orcid":null},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Johannes Schreiner","raw_affiliation_strings":["Infineon Technologies AG, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080783177","display_name":"Rainer Findenigy","orcid":null},"institutions":[{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Rainer Findenigy","raw_affiliation_strings":["Infineon Technologies AG, Villach, K\u00c3\u00a4rnten, AT","Infineon Technologies AG, Villach, K\u00e4rnten, AT"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Villach, K\u00c3\u00a4rnten, AT","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Infineon Technologies AG, Villach, K\u00e4rnten, AT","institution_ids":["https://openalex.org/I4210131793"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5046956677","display_name":"Wolfgang Ecker","orcid":"https://orcid.org/0000-0002-9362-8096"},"institutions":[{"id":"https://openalex.org/I137594350","display_name":"Infineon Technologies (Germany)","ror":"https://ror.org/005kw6t15","country_code":"DE","type":"company","lineage":["https://openalex.org/I137594350"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Wolfgang Ecker","raw_affiliation_strings":["Infineon Technologies AG, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Infineon Technologies AG, Munich, Germany","institution_ids":["https://openalex.org/I137594350"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5013674818"],"corresponding_institution_ids":["https://openalex.org/I137594350"],"apc_list":null,"apc_paid":null,"fwci":2.838,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.90709046,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11450","display_name":"Model-Driven Software Engineering Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8439961671829224},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.7331200242042542},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6980739831924438},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.6071680784225464},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5949183106422424},{"id":"https://openalex.org/keywords/simulation-language","display_name":"Simulation language","score":0.49875307083129883},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.486680805683136},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4816123843193054},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.4624410569667816},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.45855090022087097},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45499593019485474},{"id":"https://openalex.org/keywords/semantics","display_name":"Semantics (computer science)","score":0.44034892320632935},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.43702441453933716},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.39922183752059937},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.28603464365005493},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.2829554080963135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.26995009183883667},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2538617253303528},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19971099495887756},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.1348133087158203},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.127385675907135}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8439961671829224},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.7331200242042542},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6980739831924438},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.6071680784225464},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5949183106422424},{"id":"https://openalex.org/C141218545","wikidata":"https://www.wikidata.org/wiki/Q7521336","display_name":"Simulation language","level":2,"score":0.49875307083129883},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.486680805683136},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4816123843193054},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.4624410569667816},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.45855090022087097},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45499593019485474},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.44034892320632935},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.43702441453933716},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.39922183752059937},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.28603464365005493},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.2829554080963135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.26995009183883667},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2538617253303528},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19971099495887756},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.1348133087158203},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.127385675907135}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2016.7748254","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2016.7748254","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.5400000214576721,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1483234693","https://openalex.org/W1538121760","https://openalex.org/W1976203979","https://openalex.org/W1983394510","https://openalex.org/W2066990919","https://openalex.org/W2081618895","https://openalex.org/W2115737334","https://openalex.org/W2170909854","https://openalex.org/W2318354022","https://openalex.org/W2550854960","https://openalex.org/W2622072046","https://openalex.org/W4230017220","https://openalex.org/W4249670372","https://openalex.org/W7071628024"],"related_works":["https://openalex.org/W2097236935","https://openalex.org/W1843355381","https://openalex.org/W1494561250","https://openalex.org/W1492116303","https://openalex.org/W4318256778","https://openalex.org/W2106530713","https://openalex.org/W3141551763","https://openalex.org/W2895905110","https://openalex.org/W2095055225","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Today's":[0],"dominant":[1],"RTL":[2,43],"languages,":[3],"VHDL":[4],"and":[5,12,121,128],"(System)":[6],"Verilog,":[7],"were":[8],"designed":[9],"as":[10,31,42,69,83,85,171],"description":[11],"simulation":[13,29,73,77,138,150],"languages.":[14],"Therefore,":[15,104],"they":[16],"have":[17,39],"a":[18,49,55,107,114,142,164,174],"clearly":[19],"defined":[20],"-":[21,28],"but":[22,46],"not":[23,97],"in":[24,98,149],"all":[25],"cases":[26],"deterministic":[27],"algorithm":[30,74],"backbone":[32],"of":[33,51,117,173],"the":[34,72,101,118],"language":[35,102],"definition.":[36,103],"Both":[37],"languages":[38,45],"been":[40],"adopted":[41],"design":[44,108,119,177],"still":[47],"impose":[48],"lot":[50],"simulation/synthesis":[52],"mismatches.":[53],"As":[54],"further":[56],"disadvantage,":[57],"considerable":[58],"overhead":[59],"can":[60],"be":[61],"needed":[62],"to":[63],"code":[64],"well-known":[65],"hardware":[66],"patterns":[67],"such":[68],"FSMs.":[70],"Finally,":[71],"prevents":[75],"efficient":[76],"(e.g.":[78,89],"two-state":[79],"or":[80,91],"cycle-based":[81],"simulation)":[82],"well":[84],"advanced":[86],"model":[87],"analysis":[88],"X-propagation)":[90],"fosters":[92],"an":[93],"execution":[94],"that":[95,112],"is":[96,134],"sync":[99],"with":[100],"we":[105,140,162,169],"developed":[106],"centric":[109],"modeling":[110,129],"approach":[111,133],"allows":[113],"clear":[115],"specification":[116],"intent":[120],"provides":[122],"freedom":[123],"for":[124,156],"various":[125,154],"target":[126],"HDLs":[127],"styles.":[130],"Since":[131],"our":[132],"specified":[135],"without":[136],"underlying":[137],"semantics,":[139],"provide":[141],"formal":[143],"definition":[144],"considering":[145],"only":[146],"certain":[147],"points":[148],"traces,":[151],"thus":[152],"enabling":[153],"ways":[155],"simulation.":[157],"To":[158],"avoid":[159],"syntactic":[160],"sugar,":[161],"selected":[163],"metamodeling":[165],"based":[166],"approach,":[167],"which":[168],"use":[170],"part":[172],"modeldriven":[175],"generation-focused":[176],"approach.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}