{"id":"https://openalex.org/W2082821211","doi":"https://doi.org/10.1109/hldvt.2012.6418250","title":"Post-silicon verification and debugging with control flow traces and patchable hardware","display_name":"Post-silicon verification and debugging with control flow traces and patchable hardware","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2082821211","doi":"https://doi.org/10.1109/hldvt.2012.6418250","mag":"2082821211"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2012.6418250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2012.6418250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I1319490839","https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I4210154180","display_name":"Vilnius College of Design","ror":"https://ror.org/052f72b28","country_code":"LT","type":"education","lineage":["https://openalex.org/I4210154180"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP","LT"],"is_corresponding":true,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center (VDEC) University of Tokyo","VLSI Design and Education Center (VDEC), University of Tokyo, Japan","CREST, JST, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center (VDEC) University of Tokyo","institution_ids":["https://openalex.org/I4210154180"]},{"raw_affiliation_string":"VLSI Design and Education Center (VDEC), University of Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"CREST, JST, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5027837299"],"corresponding_institution_ids":["https://openalex.org/I4210086780","https://openalex.org/I4210154180","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"100","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.920373797416687},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.714604914188385},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.652990996837616},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6355279684066772},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5693520903587341},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.4950181841850281},{"id":"https://openalex.org/keywords/flow-control","display_name":"Flow control (data)","score":0.4919759929180145},{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.4604649245738983},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4263838827610016},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.4151308536529541},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37456703186035156},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16745799779891968},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16100215911865234},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1556265950202942},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14763280749320984},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09369665384292603}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.920373797416687},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.714604914188385},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.652990996837616},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6355279684066772},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5693520903587341},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.4950181841850281},{"id":"https://openalex.org/C186766456","wikidata":"https://www.wikidata.org/wiki/Q612457","display_name":"Flow control (data)","level":2,"score":0.4919759929180145},{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.4604649245738983},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4263838827610016},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.4151308536529541},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37456703186035156},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16745799779891968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16100215911865234},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1556265950202942},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14763280749320984},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09369665384292603},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2012.6418250","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2012.6418250","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1973501242","https://openalex.org/W2052945447","https://openalex.org/W2095854047","https://openalex.org/W2097665157","https://openalex.org/W2106883354","https://openalex.org/W2109123941","https://openalex.org/W2142295179","https://openalex.org/W2145781992","https://openalex.org/W2168098726","https://openalex.org/W2493328864","https://openalex.org/W3137220996","https://openalex.org/W3149573435","https://openalex.org/W4237135760"],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2366922255","https://openalex.org/W2543101158","https://openalex.org/W2387706296"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"show":[4],"three":[5],"methods":[6,42],"for":[7,67,102],"postsilicon":[8,147],"verification":[9],"and":[10,28,139],"debugging":[11],"with":[12],"control-flow":[13],"analysis.":[14,69,104],"By":[15,127],"concentrating":[16],"on":[17,57,90],"control":[18,55,121,134],"flows":[19],"of":[20,43,59,78,117,123],"SoC":[21],"behavior,":[22],"abstracted":[23],"analysis":[24,87],"can":[25,34,142],"be":[26,35,65,100,143],"applied":[27],"much":[29],"significantly":[30],"long":[31],"time":[32],"spans":[33],"examined.":[36],"The":[37,70,105],"first":[38],"method":[39,72,107],"introduces":[40,108],"monitoring":[41,53],"communications":[44,79],"or":[45],"transactions":[46],"among":[47],"cores":[48,60,124],"inside":[49,80,125],"SoCs.":[50,85,126],"From":[51],"the":[52,120],"results,":[54],"sequences":[56,116],"interactions":[58],"are":[61,93,98],"automatically":[62],"determined":[63],"to":[64,75,99,111],"used":[66,83,101],"post-silicon":[68,103],"second":[71],"shows":[73],"algorithms":[74],"determine":[76],"orderings":[77],"NoC":[81],"(Network-on-Chip)":[82],"in":[84,119],"These":[86],"give":[88],"information":[89],"how":[91],"messages":[92],"transferred":[94],"onto":[95],"NoC,":[96],"which":[97,131],"third":[106],"trace":[109],"buffers":[110],"compactly":[112],"save":[113],"state":[114],"transition":[115],"FSMs":[118],"parts":[122],"recognizing":[128],"abnormal":[129],"transitions,":[130],"is":[132],"basically":[133],"flow":[135],"analysis,":[136],"both":[137],"logical":[138],"electrical":[140],"errors":[141],"efficiently":[144],"detected":[145],"during":[146],"debug.":[148]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}