{"id":"https://openalex.org/W2024166000","doi":"https://doi.org/10.1109/hldvt.2012.6418242","title":"Using haloes in mixed-signal assertion based verification","display_name":"Using haloes in mixed-signal assertion based verification","publication_year":2012,"publication_date":"2012-11-01","ids":{"openalex":"https://openalex.org/W2024166000","doi":"https://doi.org/10.1109/hldvt.2012.6418242","mag":"2024166000"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2012.6418242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2012.6418242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054455487","display_name":"Dogan Ulus","orcid":"https://orcid.org/0000-0002-5090-1769"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Dogan Ulus","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey","Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, \u0130stanbul, Turkey#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Bo\u011fazi\u00e7i University, \u0130stanbul, Turkey#TAB#","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050136674","display_name":"Alper \u015een","orcid":"https://orcid.org/0000-0002-5508-6484"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Alper Sen","raw_affiliation_strings":["Department of Computer Engineering, Bogazici University, Istanbul, Turkey","Department of Computer Engineering, Bo\u011fazi\u00e7i University, Istanbul, Turkey#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Bogazici University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4405392"]},{"raw_affiliation_string":"Department of Computer Engineering, Bo\u011fazi\u00e7i University, Istanbul, Turkey#TAB#","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5054455487"],"corresponding_institution_ids":["https://openalex.org/I4405392"],"apc_list":null,"apc_paid":null,"fwci":1.3821,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.812571,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"49","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.8816206455230713},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.6993213891983032},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.6641839146614075},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6339373588562012},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5729556679725647},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4863053262233734},{"id":"https://openalex.org/keywords/extension","display_name":"Extension (predicate logic)","score":0.45977720618247986},{"id":"https://openalex.org/keywords/equivalence","display_name":"Equivalence (formal languages)","score":0.4461532235145569},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23563754558563232},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.148595929145813},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14707887172698975},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.11766922473907471},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.07663053274154663},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.06218653917312622}],"concepts":[{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.8816206455230713},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.6993213891983032},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.6641839146614075},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6339373588562012},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5729556679725647},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4863053262233734},{"id":"https://openalex.org/C2778029271","wikidata":"https://www.wikidata.org/wiki/Q5421931","display_name":"Extension (predicate logic)","level":2,"score":0.45977720618247986},{"id":"https://openalex.org/C2780069185","wikidata":"https://www.wikidata.org/wiki/Q7977945","display_name":"Equivalence (formal languages)","level":2,"score":0.4461532235145569},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23563754558563232},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.148595929145813},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14707887172698975},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.11766922473907471},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.07663053274154663},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.06218653917312622},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/hldvt.2012.6418242","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2012.6418242","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.498.3107","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.498.3107","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cmpe.boun.edu.tr/~sen/publications/hldvt12.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1483606732","https://openalex.org/W1494737186","https://openalex.org/W1500337659","https://openalex.org/W1547304883","https://openalex.org/W1780005695","https://openalex.org/W1994364444","https://openalex.org/W2023808162","https://openalex.org/W2049696538","https://openalex.org/W2051874670","https://openalex.org/W2095790256","https://openalex.org/W2097938943","https://openalex.org/W2123962007","https://openalex.org/W2144275718","https://openalex.org/W2152383599","https://openalex.org/W2161425891","https://openalex.org/W2221344136","https://openalex.org/W3143043686","https://openalex.org/W3150324509","https://openalex.org/W4233499954","https://openalex.org/W4256429711","https://openalex.org/W6629976000","https://openalex.org/W6632722279"],"related_works":["https://openalex.org/W2007207109","https://openalex.org/W2185815555","https://openalex.org/W2171373553","https://openalex.org/W2053330176","https://openalex.org/W2116226449","https://openalex.org/W1801226168","https://openalex.org/W4389495993","https://openalex.org/W2609136103","https://openalex.org/W4391183753","https://openalex.org/W1901574727"],"abstract_inverted_index":{"We":[0,11,103],"develop":[1],"an":[2,44,101],"assertion":[3,55,98],"based":[4,56],"verification":[5],"solution":[6],"for":[7,16,47,60],"analog":[8,17,61,75,87],"mixed-signal":[9,97],"designs.":[10],"introduce":[12],"the":[13,39,93],"halo":[14,31],"concept":[15],"signals":[18,62,76],"to":[19,65],"express":[20],"them":[21],"with":[22],"their":[23,78],"tolerance":[24],"and":[25,41,111],"variation":[26],"values":[27],"in":[28,54],"assertions.":[29],"The":[30],"of":[32,70,96],"a":[33,36,67,108,112],"signal":[34,40,49,88],"provides":[35],"relaxation":[37],"over":[38],"it":[42],"defines":[43],"effective":[45],"region":[46],"that":[48],"which":[50],"can":[51],"be":[52],"used":[53],"verification.":[57],"Using":[58],"haloes":[59],"allow":[63],"us":[64],"define":[66],"new":[68,86],"set":[69],"comparison":[71],"relations":[72],"between":[73],"two":[74],"including":[77],"equivalence.":[79],"In":[80],"our":[81],"intended":[82],"design":[83],"flow,":[84],"these":[85],"operators":[89],"are":[90],"placed":[91],"into":[92],"Analog":[94],"layer":[95],"languages":[99],"as":[100],"extension.":[102],"present":[104],"experimental":[105],"results":[106],"on":[107],"programmable":[109],"switch":[110],"VCO.":[113]},"counts_by_year":[{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}