{"id":"https://openalex.org/W2133923407","doi":"https://doi.org/10.1109/hldvt.2011.6114168","title":"Automatic generation of transducer models for multicore system design","display_name":"Automatic generation of transducer models for multicore system design","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2133923407","doi":"https://doi.org/10.1109/hldvt.2011.6114168","mag":"2133923407"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2011.6114168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6114168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045631860","display_name":"Hansu Cho","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Hansu Cho","raw_affiliation_strings":["Design Solution Laboratory DMC Research and Development Center, Samsung Electronics Limited, Suwon, South Korea","Design Solution Lab. DMC R&D Center, Samsung Electronics, Suwon-City, Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Design Solution Laboratory DMC Research and Development Center, Samsung Electronics Limited, Suwon, South Korea","institution_ids":["https://openalex.org/I2250650973"]},{"raw_affiliation_string":"Design Solution Lab. DMC R&D Center, Samsung Electronics, Suwon-City, Korea#TAB#","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109251050","display_name":"Samar Abdi","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Samar Abdi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, Canada","institution_ids":["https://openalex.org/I60158472"]},{"raw_affiliation_string":"[Department of Electrical and Computer Engineering, Concordia University, Montr\u00e9al, Canada]","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5045631860"],"corresponding_institution_ids":["https://openalex.org/I2250650973"],"apc_list":null,"apc_paid":null,"fwci":0.5037,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.68139735,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"72","last_page":"79"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interfacing","display_name":"Interfacing","score":0.7615809440612793},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7236183285713196},{"id":"https://openalex.org/keywords/transducer","display_name":"Transducer","score":0.702522873878479},{"id":"https://openalex.org/keywords/smart-transducer","display_name":"Smart transducer","score":0.6480622887611389},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5803847908973694},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5589938163757324},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5387952923774719},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.41983890533447266},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39451414346694946},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1501038372516632},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11746084690093994},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08542731404304504}],"concepts":[{"id":"https://openalex.org/C2776303644","wikidata":"https://www.wikidata.org/wiki/Q1020499","display_name":"Interfacing","level":2,"score":0.7615809440612793},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7236183285713196},{"id":"https://openalex.org/C56318395","wikidata":"https://www.wikidata.org/wiki/Q215928","display_name":"Transducer","level":2,"score":0.702522873878479},{"id":"https://openalex.org/C135984084","wikidata":"https://www.wikidata.org/wiki/Q7544087","display_name":"Smart transducer","level":3,"score":0.6480622887611389},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5803847908973694},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5589938163757324},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5387952923774719},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.41983890533447266},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39451414346694946},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1501038372516632},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11746084690093994},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08542731404304504},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2011.6114168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6114168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4000000059604645,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1600358781","https://openalex.org/W2014574783","https://openalex.org/W2040903332","https://openalex.org/W2063456777","https://openalex.org/W2070750608","https://openalex.org/W2074276042","https://openalex.org/W2091528902","https://openalex.org/W2108168861","https://openalex.org/W2108698513","https://openalex.org/W2113218379","https://openalex.org/W2120538858","https://openalex.org/W2132249049","https://openalex.org/W2142050671","https://openalex.org/W2148740615","https://openalex.org/W2151174323","https://openalex.org/W2151415616","https://openalex.org/W2153829097","https://openalex.org/W2160642395","https://openalex.org/W2538963240","https://openalex.org/W2545144339","https://openalex.org/W3149566539","https://openalex.org/W4230355865","https://openalex.org/W4237656138","https://openalex.org/W4240403045","https://openalex.org/W6668289193","https://openalex.org/W6681618936"],"related_works":["https://openalex.org/W1618626020","https://openalex.org/W2350888815","https://openalex.org/W4206782192","https://openalex.org/W2164153644","https://openalex.org/W2164675997","https://openalex.org/W268256","https://openalex.org/W2386769919","https://openalex.org/W2003995732","https://openalex.org/W2054612865","https://openalex.org/W2039750265"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"methods":[3],"for":[4,17,60,88],"automatic":[5,50,98],"generation":[6,100],"of":[7,10,45,56,104],"synthesizable":[8],"models":[9],"Transducer,":[11],"a":[12,61,130,137],"highly":[13],"flexible":[14],"communication":[15,32,111,122,134,140],"module":[16],"interfacing":[18],"multicore":[19,76,85,121],"system":[20,77,86],"components.":[21],"We":[22],"describe":[23],"the":[24,28,46,53,57,71,115],"transducer":[25,47,58,99],"architecture,":[26],"comprising":[27],"bus":[29],"interface,":[30,65],"high-level":[31],"controllers":[33],"and":[34,42,95],"buffer":[35],"management":[36],"blocks.":[37],"The":[38],"well":[39,62],"defined":[40,63],"architecture":[41],"model":[43,112],"semantics":[44],"enable":[48],"its":[49],"generation.":[51],"Moreover,":[52],"simple":[54],"interface":[55],"provides":[59,101],"software":[64,72],"making":[66],"it":[67],"easy":[68],"to":[69,107],"update":[70],"after":[73],"changes":[74],"in":[75,84,110,133],"architecture.":[78,141],"Our":[79],"experimental":[80],"results":[81],"show":[82,119],"that":[83,120],"design":[87,123],"large":[89],"applications":[90],"such":[91],"as":[92],"MP3":[93],"decoder":[94],"JPEG":[96],"encoder,":[97],"productivity":[102],"gains":[103],"9-23X":[105],"due":[106],"significant":[108],"savings":[109],"development.":[113],"On":[114],"quality":[116],"axis,":[117],"we":[118],"using":[124],"automatically":[125],"generated":[126],"transducers":[127],"has":[128],"only":[129],"9%":[131],"overhead":[132],"delay":[135],"over":[136],"fully-connected":[138],"point-to-point":[139]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}