{"id":"https://openalex.org/W2103544477","doi":"https://doi.org/10.1109/hldvt.2011.6114164","title":"A scalable hybrid verification system based on HDL slicing","display_name":"A scalable hybrid verification system based on HDL slicing","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2103544477","doi":"https://doi.org/10.1109/hldvt.2011.6114164","mag":"2103544477"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2011.6114164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6114164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035266564","display_name":"Somnath Banerjee","orcid":"https://orcid.org/0009-0006-5781-9051"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Somnath Banerjee","raw_affiliation_strings":["Mentor Graphics Private Limited, India","Mentor Graphics Pvt. Ltd., India"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Private Limited, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics Pvt. Ltd., India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038350589","display_name":"Tushar Gupta","orcid":"https://orcid.org/0000-0001-9965-6015"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tushar Gupta","raw_affiliation_strings":["Mentor Graphics Private Limited, India","Mentor Graphics Pvt. Ltd., India"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Private Limited, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics Pvt. Ltd., India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101452146","display_name":"Saurabh Jain","orcid":"https://orcid.org/0000-0003-3263-7762"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Saurabh Jain","raw_affiliation_strings":["Mentor Graphics Private Limited, India","Mentor Graphics Pvt. Ltd., India"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics Private Limited, India","institution_ids":[]},{"raw_affiliation_string":"Mentor Graphics Pvt. Ltd., India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5035266564"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.1786,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.81078968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"48"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8644048571586609},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8338449001312256},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.77341628074646},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7711693048477173},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6600191593170166},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6404990553855896},{"id":"https://openalex.org/keywords/program-slicing","display_name":"Program slicing","score":0.5994061231613159},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.5621403455734253},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5327382683753967},{"id":"https://openalex.org/keywords/slicing","display_name":"Slicing","score":0.5308927893638611},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5131621956825256},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.47970956563949585},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3426540493965149},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3258171081542969},{"id":"https://openalex.org/keywords/software-system","display_name":"Software system","score":0.23950600624084473},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.22118672728538513},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11930811405181885},{"id":"https://openalex.org/keywords/software-construction","display_name":"Software construction","score":0.08472365140914917}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8644048571586609},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8338449001312256},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.77341628074646},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7711693048477173},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6600191593170166},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6404990553855896},{"id":"https://openalex.org/C91071405","wikidata":"https://www.wikidata.org/wiki/Q1413145","display_name":"Program slicing","level":3,"score":0.5994061231613159},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.5621403455734253},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5327382683753967},{"id":"https://openalex.org/C2776190703","wikidata":"https://www.wikidata.org/wiki/Q488148","display_name":"Slicing","level":2,"score":0.5308927893638611},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5131621956825256},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.47970956563949585},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3426540493965149},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3258171081542969},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.23950600624084473},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.22118672728538513},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11930811405181885},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.08472365140914917},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2011.6114164","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6114164","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1505212857","https://openalex.org/W1518207127","https://openalex.org/W1936054238","https://openalex.org/W2003207259","https://openalex.org/W2037781273","https://openalex.org/W2045146689","https://openalex.org/W2048985292","https://openalex.org/W2071396632","https://openalex.org/W2097250630","https://openalex.org/W2099552425","https://openalex.org/W2127061793","https://openalex.org/W2131776465","https://openalex.org/W2141109493","https://openalex.org/W2148658001","https://openalex.org/W2149107969","https://openalex.org/W2154523322","https://openalex.org/W2157666364","https://openalex.org/W2162310108","https://openalex.org/W2166509250","https://openalex.org/W2293624369","https://openalex.org/W2296772319","https://openalex.org/W3145624758","https://openalex.org/W4237516629","https://openalex.org/W6679654759"],"related_works":["https://openalex.org/W3036403349","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W4301348901","https://openalex.org/W2361881307","https://openalex.org/W2962898432","https://openalex.org/W2059150015","https://openalex.org/W2350806125","https://openalex.org/W3120172095","https://openalex.org/W3155012083"],"abstract_inverted_index":{"For":[0],"functional":[1,20],"verification,":[2],"logic":[3],"emulators":[4],"offer":[5],"speed":[6],"of":[7,108,114,119,127],"execution":[8],"while":[9],"software":[10],"simulators":[11,51],"provide":[12],"full":[13,78,110],"observability":[14],"and":[15,31,91],"advanced":[16],"debugging":[17,40],"techniques.":[18],"Hybrid":[19],"verification":[21,100,118],"systems,":[22],"which":[23],"run":[24,81],"long":[25],"test":[26],"sequences":[27],"in":[28,74],"an":[29],"emulator":[30],"upon":[32],"error":[33,86],"detection,":[34],"transparently":[35],"switch-over":[36],"to":[37,60,71,96,117],"simulation":[38],"based":[39],"are":[41],"extensively":[42],"used.":[43],"These":[44],"systems":[45],"suffer":[46],"from":[47],"scalability":[48,73],"problem":[49],"since":[50],"cannot":[52],"handle":[53],"large":[54],"designs":[55],"efficiently,":[56],"restricting":[57],"their":[58],"application":[59],"only":[61,88],"relatively":[62],"small":[63],"designs.":[64],"This":[65],"paper":[66],"presents":[67],"a":[68,89],"novel":[69],"methodology":[70],"achieve":[72],"such":[75],"systems.":[76],"The":[77],"design":[79],"is":[80,101],"on":[82,85,103],"emulator,":[83],"but":[84],"detection":[87],"smaller":[90],"pre-computed":[92],"HDL":[93],"slice":[94],"corresponding":[95],"the":[97,109,115,125],"property":[98],"under":[99],"loaded":[102],"simulator":[104],"for":[105],"debugging,":[106],"instead":[107],"unsliced":[111],"design.":[112],"Application":[113],"system":[116],"real":[120],"complex":[121],"System-on-Chips":[122],"(SoC)":[123],"show":[124],"effectiveness":[126],"our":[128],"approach.":[129]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}