{"id":"https://openalex.org/W2100739787","doi":"https://doi.org/10.1109/hldvt.2011.6113987","title":"Formal verification guided automatic design error diagnosis and correction of complex processors","display_name":"Formal verification guided automatic design error diagnosis and correction of complex processors","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2100739787","doi":"https://doi.org/10.1109/hldvt.2011.6113987","mag":"2100739787"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2011.6113987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6113987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053471252","display_name":"Amir Masoud Gharehbaghi","orcid":"https://orcid.org/0000-0002-0451-221X"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Amir Masoud Gharehbaghi","raw_affiliation_strings":["CREST, Japan Science and Technology Agency, Tokyo, Japan","VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"CREST, Japan Science and Technology Agency, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I4210086780","display_name":"Japan Science and Technology Agency","ror":"https://ror.org/00097mb19","country_code":"JP","type":"government","lineage":["https://openalex.org/I4210086780"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["CREST, Japan Science and Technology Agency, Tokyo, Japan","VLSI Design and Education Center, University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"CREST, Japan Science and Technology Agency, Tokyo, Japan","institution_ids":["https://openalex.org/I4210086780"]},{"raw_affiliation_string":"VLSI Design and Education Center, University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053471252"],"corresponding_institution_ids":["https://openalex.org/I4210086780","https://openalex.org/I74801974"],"apc_list":null,"apc_paid":null,"fwci":0.9415,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76002758,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"2404","issue":null,"first_page":"121","last_page":"127"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8384665250778198},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6990766525268555},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.686570405960083},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5164740085601807},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5012903213500977},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45112696290016174},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.4345393478870392},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4292317032814026},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.4246498942375183},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3834457993507385},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3720097839832306},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.18012720346450806},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16781368851661682}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8384665250778198},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6990766525268555},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.686570405960083},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5164740085601807},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5012903213500977},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45112696290016174},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.4345393478870392},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4292317032814026},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.4246498942375183},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3834457993507385},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3720097839832306},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.18012720346450806},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16781368851661682},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2011.6113987","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6113987","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1534967306","https://openalex.org/W1592502301","https://openalex.org/W1608751254","https://openalex.org/W1741528175","https://openalex.org/W1840419483","https://openalex.org/W1965259933","https://openalex.org/W2009138312","https://openalex.org/W2078661369","https://openalex.org/W2096541971","https://openalex.org/W2115285859","https://openalex.org/W2133125655","https://openalex.org/W2139531926","https://openalex.org/W2148677962","https://openalex.org/W2163601989","https://openalex.org/W2178304595","https://openalex.org/W4241614303","https://openalex.org/W4246643819","https://openalex.org/W6635458761","https://openalex.org/W6637675132","https://openalex.org/W6638732691","https://openalex.org/W6679599585"],"related_works":["https://openalex.org/W2463263055","https://openalex.org/W1987003477","https://openalex.org/W2485812302","https://openalex.org/W2943312619","https://openalex.org/W2113367538","https://openalex.org/W1510808677","https://openalex.org/W2294239131","https://openalex.org/W2108500631","https://openalex.org/W2153446905","https://openalex.org/W2157602547"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3,34,80,115],"present":[4],"a":[5,18,36,57,83,118,135],"method":[6],"to":[7,46,60,88],"automatically":[8,81],"debug":[9],"and":[10,25,70,75,143,149],"correct":[11,89],"design":[12,69],"errors":[13],"of":[14,22,30,85,112,137],"modern":[15],"microprocessors.":[16],"Given":[17],"golden":[19,101],"sequential":[20],"model":[21,29,102,142],"the":[23,26,49,53,62,68,71,76,90,93,100,104,110,140,147],"processor":[24,122,141],"erroneous":[27],"cycle-accurate":[28],"superscalar":[31,121],"out-of-order":[32,120],"processors,":[33],"employ":[35],"multiplexer-based":[37],"method,":[38,114],"which":[39],"has":[40],"been":[41],"used":[42],"for":[43,52],"RTL/gate-level":[44],"designs,":[45],"formally":[47,97],"identify":[48],"candidate":[50,73],"locations":[51,74],"errors/bugs":[54],"along":[55],"with":[56,123],"counter":[58,78],"example":[59],"guide":[61],"error":[63,105,125],"correction":[64],"mechanism.":[65],"By":[66],"analyzing":[67],"generated":[72],"corresponding":[77,152],"example,":[79],"generate":[82],"set":[84],"potential":[86,94],"solutions":[87,95],"error.":[91],"Finally,":[92],"are":[96],"verified":[98],"against":[99],"until":[103],"is":[106],"corrected.":[107],"To":[108],"show":[109],"effectiveness":[111],"our":[113,129],"have":[116,133],"chosen":[117],"complex":[119],"timing":[124],"recovery":[126],"mechanisms":[127],"as":[128],"case":[130],"study.":[131],"We":[132],"injected":[134],"number":[136],"bugs":[138,148],"in":[139],"could":[144],"successfully":[145],"find":[146],"also":[150],"their":[151],"fixes.":[153]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}