{"id":"https://openalex.org/W2139044071","doi":"https://doi.org/10.1109/hldvt.2011.6113985","title":"Towards scalable utilization of embedded manycores in throughput-sensitive applications","display_name":"Towards scalable utilization of embedded manycores in throughput-sensitive applications","publication_year":2011,"publication_date":"2011-11-01","ids":{"openalex":"https://openalex.org/W2139044071","doi":"https://doi.org/10.1109/hldvt.2011.6113985","mag":"2139044071"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2011.6113985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6113985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012266656","display_name":"Matin Hashemi","orcid":"https://orcid.org/0000-0003-4090-6678"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Matin Hashemi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California Davis, Davis, CA, USA","University of California, Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]},{"raw_affiliation_string":"University of California, Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031842294","display_name":"Soheil Ghiasi","orcid":"https://orcid.org/0000-0002-1036-791X"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Soheil Ghiasi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California,\uc2a0Davis, Davis, CA, USA","University of California, Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California,\uc2a0Davis, Davis, CA, USA","institution_ids":[]},{"raw_affiliation_string":"University of California, Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5012266656"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16149661,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"110","last_page":"115"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9528219699859619},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.8871228098869324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8689054250717163},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.859158992767334},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6430370807647705},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5484224557876587},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5463297367095947},{"id":"https://openalex.org/keywords/dataflow-architecture","display_name":"Dataflow architecture","score":0.5177554488182068},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4592989981174469},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.41858503222465515},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.401592493057251},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3714037537574768},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23504889011383057},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.216802179813385},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07914653420448303}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9528219699859619},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.8871228098869324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8689054250717163},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.859158992767334},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6430370807647705},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5484224557876587},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5463297367095947},{"id":"https://openalex.org/C176727019","wikidata":"https://www.wikidata.org/wiki/Q1172415","display_name":"Dataflow architecture","level":3,"score":0.5177554488182068},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4592989981174469},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.41858503222465515},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.401592493057251},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3714037537574768},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23504889011383057},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.216802179813385},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07914653420448303},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2011.6113985","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2011.6113985","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International High Level Design Validation and Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1595885266","https://openalex.org/W1650987719","https://openalex.org/W1994387179","https://openalex.org/W2014290146","https://openalex.org/W2017503457","https://openalex.org/W2072794470","https://openalex.org/W2091158003","https://openalex.org/W2128612657","https://openalex.org/W2145930857","https://openalex.org/W2165100134","https://openalex.org/W2165967421","https://openalex.org/W2165973617","https://openalex.org/W2169268432","https://openalex.org/W6636798876"],"related_works":["https://openalex.org/W2564598376","https://openalex.org/W1484403103","https://openalex.org/W2584408851","https://openalex.org/W2115158825","https://openalex.org/W2101960124","https://openalex.org/W4377693460","https://openalex.org/W2783505431","https://openalex.org/W2521947294","https://openalex.org/W4236419692","https://openalex.org/W1741246166"],"abstract_inverted_index":{"Variants":[0],"of":[1,21,33,48,79,119],"dataflow":[2,27,67,112],"specification":[3,113],"models":[4],"are":[5],"widely":[6],"used":[7],"to":[8,46,60,68,89],"synthesize":[9],"streaming":[10,23,102],"applications":[11,24],"for":[12,94],"distributed-memory":[13],"parallel":[14],"processors.":[15,49],"We":[16,50],"argue":[17],"that":[18],"current":[19],"practice":[20],"specifying":[22],"using":[25],"rigid":[26],"models,":[28,114],"implicitly":[29],"prohibits":[30],"a":[31,84],"number":[32,47],"platform":[34],"oriented":[35],"optimizations":[36],"and":[37,42,72,108,115],"hence,":[38],"has":[39],"limited":[40],"portability":[41,71,107],"scalability":[43,73,109],"with":[44,99],"respect":[45],"motivate":[51],"Functionally-cOnsistent":[52],"stRucturally-MalLEabe":[53],"Streaming":[54],"Specification,":[55],"dubbed":[56],"FORMLESS,":[57],"which":[58],"refers":[59],"raising":[61],"the":[62,77,80,91,95,117],"abstraction":[63],"level":[64],"beyond":[65],"fixed-structure":[66],"address":[69],"its":[70],"limitations.":[74],"To":[75],"demonstrate":[76,105],"potential":[78],"idea,":[81],"we":[82],"develop":[83],"design":[85],"space":[86],"exploration":[87],"scheme":[88],"customize":[90],"application":[92],"model":[93],"target":[96],"platform.":[97],"Experiments":[98],"several":[100],"common":[101],"case":[103],"studies":[104],"improved":[106],"over":[110],"conventional":[111],"confirm":[116],"effectiveness":[118],"our":[120],"approach.":[121]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}