{"id":"https://openalex.org/W2167835447","doi":"https://doi.org/10.1109/hldvt.2010.5496669","title":"System level simulation guided approach to improve the efficacy of clock-gating","display_name":"System level simulation guided approach to improve the efficacy of clock-gating","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2167835447","doi":"https://doi.org/10.1109/hldvt.2010.5496669","mag":"2167835447"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2010.5496669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005028151","display_name":"Sumit Ahuja","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sumit Ahuja","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I4210091818","display_name":"Eaton (United States)","ror":"https://ror.org/00czndn44","country_code":"US","type":"company","lineage":["https://openalex.org/I4210091818","https://openalex.org/I4210139942"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Cebatech, Inc., Eatontown, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Cebatech, Inc., Eatontown, NJ, USA","institution_ids":["https://openalex.org/I4210091818"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021517996","display_name":"Sandeep K. Shukla","orcid":"https://orcid.org/0000-0001-5525-7426"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Shukla","raw_affiliation_strings":["FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"],"affiliations":[{"raw_affiliation_string":"FERMAT Laboratory, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005028151"],"corresponding_institution_ids":["https://openalex.org/I859038795"],"apc_list":null,"apc_paid":null,"fwci":0.9987,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78992002,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"9","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9226640462875366},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7511337995529175},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6210954785346985},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5862522125244141},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.546245813369751},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5331581830978394},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.48746538162231445},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4529203772544861},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.42531663179397583},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.42407283186912537},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3743787407875061},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.33163535594940186},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.21634441614151},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1088947057723999}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9226640462875366},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7511337995529175},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6210954785346985},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5862522125244141},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.546245813369751},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5331581830978394},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.48746538162231445},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4529203772544861},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.42531663179397583},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.42407283186912537},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3743787407875061},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.33163535594940186},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.21634441614151},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1088947057723999},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2010.5496669","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496669","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1598318931","https://openalex.org/W1984116605","https://openalex.org/W2015416102","https://openalex.org/W2036893593","https://openalex.org/W2061800458","https://openalex.org/W2062706622","https://openalex.org/W2082321038","https://openalex.org/W2124364098","https://openalex.org/W2134474982","https://openalex.org/W2164050549","https://openalex.org/W2168285659","https://openalex.org/W2171603894","https://openalex.org/W4234129059","https://openalex.org/W4249816583"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2294981364","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W2495024767"],"abstract_inverted_index":{"Clock-gating":[0],"is":[1,30,36,85,110,129],"a":[2,12,45,136,143,168,173],"well":[3],"known":[4,78],"technique":[5],"to":[6,52,61,68,79,92,95,97,113,183],"reduce":[7],"dynamic":[8],"power":[9,19,34,103,117,126,145],"consumption":[10],"of":[11,24,66,108,116,155],"hardware":[13],"design.":[14],"In":[15,44,131],"any":[16],"clock-gating":[17,156],"based":[18,49],"reduction":[20,104,127,146],"flow,":[21,51],"automatic":[22],"selection":[23],"appropriate":[25,64,181],"registers":[26,67,182],"and/or":[27],"register":[28],"banks":[29],"extremely":[31],"time-consuming":[32],"because":[33],"analysis":[35],"performed":[37],"at":[38,105,167],"the":[39,63,114,153,165,180,187],"RTL":[40],"or":[41],"lower":[42],"level.":[43],"high-level":[46],"synthesis":[47],"(HLS)":[48],"design":[50,55,139,166],"achieve":[53],"faster":[54,81],"closure,":[56],"one":[57],"must":[58],"be":[59],"able":[60],"decide":[62],"set":[65],"clock":[69],"gate":[70],"even":[71],"before":[72],"generating":[73],"RTL.":[74,100],"System-level":[75],"simulations":[76],"are":[77],"provide":[80,93],"simulation,":[82],"yet":[83],"there":[84],"no":[86],"solution,":[87],"which":[88,141],"utilizes":[89,142],"system-level":[90,138,188],"simulation":[91],"guidance":[94],"HLS":[96],"create":[98],"clock-gated":[99],"Since":[101],"predicting":[102,152],"higher":[106],"levels":[107],"abstraction":[109],"difficult":[111],"due":[112],"dependence":[115],"on":[118,157],"physical":[119],"details,":[120],"an":[121],"accurate":[122,170],"and":[123,161],"efficient":[124],"relative":[125],"model":[128],"required.":[130],"this":[132],"paper,":[133],"we":[134],"propose":[135],"novel":[137],"methodology,":[140],"`relative":[144],"model'":[147],"that":[148],"can":[149,177],"help":[150],"in":[151],"impact":[154],"each":[158],"register/bank":[159],"quickly":[160],"accurately,":[162],"by":[163,186],"simulating":[164],"cycle":[169],"transaction-level.":[171],"As":[172],"result,":[174],"our":[175],"approach":[176],"automatically":[178],"find":[179],"clock-gate,":[184],"guided":[185],"simulation.":[189]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}