{"id":"https://openalex.org/W2079026749","doi":"https://doi.org/10.1109/hldvt.2010.5496668","title":"Obtaining consistent global state dumps to interactively debug systems on chip with multiple clocks","display_name":"Obtaining consistent global state dumps to interactively debug systems on chip with multiple clocks","publication_year":2010,"publication_date":"2010-06-01","ids":{"openalex":"https://openalex.org/W2079026749","doi":"https://doi.org/10.1109/hldvt.2010.5496668","mag":"2079026749"},"language":"en","primary_location":{"id":"doi:10.1109/hldvt.2010.5496668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008861550","display_name":"Bart Vermeulen","orcid":"https://orcid.org/0000-0002-1161-314X"},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Bart Vermeulen","raw_affiliation_strings":["Central R&D, NXP Semiconductors, Netherlands","Central R&D, NXP Semiconductors"],"affiliations":[{"raw_affiliation_string":"Central R&D, NXP Semiconductors, Netherlands","institution_ids":["https://openalex.org/I109147379"]},{"raw_affiliation_string":"Central R&D, NXP Semiconductors","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Kees Goossens","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands","EINDHOVEN UNIVERSITY OF TECHNOLOGY"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"EINDHOVEN UNIVERSITY OF TECHNOLOGY","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008861550"],"corresponding_institution_ids":["https://openalex.org/I109147379"],"apc_list":null,"apc_paid":null,"fwci":0.7491,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.73238894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"54","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.8925070762634277},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.8726859092712402},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.7931259870529175},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7570270299911499},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6739880442619324},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5926278829574585},{"id":"https://openalex.org/keywords/debugger","display_name":"Debugger","score":0.4952053129673004},{"id":"https://openalex.org/keywords/handshake","display_name":"Handshake","score":0.4541085362434387},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.4503284692764282},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.44817012548446655},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4421979784965515},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.4115579426288605},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32629305124282837},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32433634996414185},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1668677031993866},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.153364896774292},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.12931972742080688}],"concepts":[{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.8925070762634277},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.8726859092712402},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.7931259870529175},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7570270299911499},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6739880442619324},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5926278829574585},{"id":"https://openalex.org/C2778485113","wikidata":"https://www.wikidata.org/wiki/Q193231","display_name":"Debugger","level":3,"score":0.4952053129673004},{"id":"https://openalex.org/C2778000800","wikidata":"https://www.wikidata.org/wiki/Q830043","display_name":"Handshake","level":3,"score":0.4541085362434387},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.4503284692764282},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.44817012548446655},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4421979784965515},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.4115579426288605},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32629305124282837},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32433634996414185},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1668677031993866},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.153364896774292},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.12931972742080688},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/hldvt.2010.5496668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/hldvt.2010.5496668","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 IEEE International High Level Design Validation and Test Workshop (HLDVT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W149082927","https://openalex.org/W1532908479","https://openalex.org/W1538645316","https://openalex.org/W1539419743","https://openalex.org/W1917409762","https://openalex.org/W2028504835","https://openalex.org/W2048884301","https://openalex.org/W2104298686","https://openalex.org/W2106883354","https://openalex.org/W2115016296","https://openalex.org/W2117897741","https://openalex.org/W2119677575","https://openalex.org/W2125094702","https://openalex.org/W2131053137","https://openalex.org/W2132721535","https://openalex.org/W2132773226","https://openalex.org/W2133218998","https://openalex.org/W2145018435","https://openalex.org/W2145314233","https://openalex.org/W2146210365","https://openalex.org/W2152753377","https://openalex.org/W2162413746","https://openalex.org/W4211171470","https://openalex.org/W4231215561","https://openalex.org/W4234808241","https://openalex.org/W6663034629","https://openalex.org/W6676334032","https://openalex.org/W6676992624","https://openalex.org/W6679990985","https://openalex.org/W6681196377"],"related_works":["https://openalex.org/W2366922255","https://openalex.org/W2379522957","https://openalex.org/W2170167243","https://openalex.org/W2086553023","https://openalex.org/W4252104361","https://openalex.org/W2062651468","https://openalex.org/W1917409762","https://openalex.org/W2136703656","https://openalex.org/W4248152965","https://openalex.org/W2509342195"],"abstract_inverted_index":{"Post-silicon":[0],"debugging":[1],"of":[2,23,49,55,105],"a":[3,24,50,97,101,106,172,184],"system":[4,77,180],"on":[5,16,183],"chip":[6],"(SOC)":[7],"is":[8,88,118,168,176,181],"complex":[9],"due":[10],"to":[11,38,99,120,144,170],"(1)":[12],"the":[13,17,21,30,46,56,60,65,70,79,114,130,140,150,156,179],"intrinsic":[14],"limits":[15],"internal":[18],"observability,":[19],"(2)":[20],"absence":[22],"single":[25],"global":[26],"clock,":[27],"and":[28,52,58,69,86],"(3)":[29],"need":[31],"for":[32,109,160],"asynchronous":[33,126],"intellectual":[34],"property":[35],"(IP)":[36],"blocks":[37],"interact":[39],"with":[40,149],"each":[41],"other.":[42],"These":[43],"aspects":[44],"prevent":[45],"instantaneous":[47],"capture":[48,100],"complete":[51,103],"consistent":[53,174],"state":[54,104,175],"SOC,":[57],"make":[59],"SOC":[61,108],"non-deterministic":[62],"at":[63],"both":[64],"clock":[66],"cycle":[67],"level":[68],"behavioral":[71],"level.":[72],"To":[73],"debug":[74,147,152],"an":[75],"embedded":[76],"when":[78,178],"states":[80],"that":[81,117,154,166],"are":[82,84],"extracted":[83],"irreproducible":[85],"inconsistent":[87],"nearly":[89],"impossible.":[90],"In":[91],"this":[92,146],"paper,":[93],"we":[94],"therefore":[95],"introduce":[96],"method":[98],"consistent,":[102],"multiple-clock":[107],"interactive":[110],"debugging.":[111],"We":[112,138],"reuse":[113],"same":[115],"functionality":[116,148],"used":[119],"ensure":[121,171],"correct":[122],"functional":[123],"communication":[124,136],"between":[125],"IP":[127],"blocks,":[128],"namely":[129],"handshake":[131],"signals":[132],"common":[133],"in":[134],"on-chip":[135,142],"protocols.":[137],"merge":[139],"required":[141],"hardware":[143],"support":[145],"traditional":[151],"architecture":[153],"reuses":[155],"manufacturing":[157],"scan":[158],"chains":[159],"debug.":[161],"Our":[162],"experimental":[163],"results":[164],"show":[165],"it":[167],"possible":[169],"globally":[173],"observed":[177],"stopped":[182],"breakpoint":[185],"event.":[186]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}